Alternatives and similar repositories for fst-tools

Users that are interested in fst-tools are comparing it to the libraries listed below

• suzizecat / slang-lsp-tools
  Tools based upon slang for language server purpose
  ☆20Updated this week
• fredrequin / verilator_xilinx
  Re-coded Xilinx primitives for Verilator use
  ☆51Updated 7 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆105Updated 2 weeks ago
• ben-marshall / verilog-vcd-parser
  A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
  ☆103Updated 3 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆51Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• Nic30 / pyDigitalWaveTools
  Python library for operations with VCD and other digital wave files
  ☆54Updated 2 months ago
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆26Updated 5 months ago
• filmil / vivado-docker
  Docker installation of Vivado tooling
  ☆35Updated 5 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆67Updated 5 months ago
• antmicro / verilator-verification
  Test dashboard for verification features in Verilator
  ☆29Updated this week
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆40Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆24Updated 3 years ago
• wavedrom / vcdrom
  VCD viewer
  ☆101Updated 5 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆118Updated this week
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆66Updated last year
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆65Updated last year
• chipsalliance / espresso
  ☆41Updated 2 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• raczben / fliplot
  HTML & Js based VCD viewer
  ☆67Updated last week
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• TsaiAnson / verif
  ☆12Updated 4 years ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated 2 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆110Updated 5 months ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆61Updated 3 weeks ago
• accellera-official / systemc-common-practices
  SystemC Common Practices (SCP)
  ☆34Updated 2 months ago
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆130Updated last year
• agra-uni-bremen / crave
  Constrained random stimuli generation for C++ and SystemC
  ☆53Updated 2 years ago