Alternatives and similar repositories for fst-tools

Users that are interested in fst-tools are comparing it to the libraries listed below

• fredrequin / verilator_xilinx
  Re-coded Xilinx primitives for Verilator use
  ☆50Updated last month
• ben-marshall / verilog-vcd-parser
  A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
  ☆97Updated 3 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆47Updated 6 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 9 months ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆63Updated last year
• Nic30 / pyDigitalWaveTools
  Python library for operations with VCD and other digital wave files
  ☆51Updated last month
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆76Updated last week
• antmicro / verilator-verification-features-tests
  ☆27Updated this week
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆115Updated 3 years ago
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆26Updated this week
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆39Updated last year
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆60Updated last month
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆99Updated 4 months ago
• wavedrom / vcdrom
  VCD viewer
  ☆93Updated last week
• raczben / fliplot
  HTML & Js based VCD viewer
  ☆61Updated this week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆58Updated this week
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆60Updated 6 months ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆54Updated last month
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆177Updated 3 months ago
• suzizecat / slang-lsp-tools
  Tools based upon slang for language server purpose
  ☆15Updated this week
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆59Updated 8 months ago
• xlsynth / bedrock-rtl
  High quality and composable RTL libraries in SystemVerilog
  ☆25Updated this week
• filmil / vivado-docker
  Docker installation of Vivado tooling
  ☆23Updated last month
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆23Updated 2 years ago
• chipsalliance / espresso
  ☆40Updated last month
• n-kremeris / verilator_basics
  ☆66Updated 2 years ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated 2 weeks ago