Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
☆53Aug 7, 2023Updated 2 years ago
Alternatives and similar repositories for usb-test-suite-build
Users that are interested in usb-test-suite-build are comparing it to the libraries listed below
Sorting:
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Yet Another Debug Transport☆25Dec 3, 2025Updated 3 months ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- Pmod™ Compatible USB ULPI PHY☆14Apr 30, 2022Updated 3 years ago
- Small footprint and configurable SPI core☆46Feb 11, 2026Updated 3 weeks ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Protoboard cartridge for the Hackaday 2019 Supercon badge☆17Nov 12, 2019Updated 6 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Unit testing for cocotb☆166Dec 6, 2025Updated 2 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Python package for writing Value Change Dump (VCD) files.☆131Nov 10, 2024Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Oct 4, 2021Updated 4 years ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 4 years ago