Python-based IP-XACT parser and utilities
☆142Jun 13, 2024Updated 2 years ago
Alternatives and similar repositories for ipyxact
Users that are interested in ipyxact are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆265Oct 6, 2026Updated 3 weeks ago
- Import and export IP-XACT XML register models☆41Nov 5, 2025Updated 11 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- ☆15May 10, 2019Updated 7 years ago
- SystemRDL 2.0 language compiler front-end☆288Oct 7, 2026Updated 3 weeks ago
- Generate address space documentation HTML from compiled SystemRDL input☆68Sep 22, 2026Updated last month
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 7 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- Generate verilog register file from systemRDL description☆14Feb 9, 2024Updated 2 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- Python package for writing Value Change Dump (VCD) files.☆136Oct 19, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Implementation of a proposed method to improve constrained random simulation☆16Feb 22, 2019Updated 7 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated last month
- Control and status register code generator toolchain☆227Updated this week
- Network on Chip Implementation written in SytemVerilog☆215Aug 27, 2022Updated 4 years ago
- ☆226Aug 16, 2026Updated 2 months ago
- Python interface for cross-calling with HDL☆54Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 3 months ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week