Xilinx / RAFTLinks
Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals
☆27Updated 2 months ago
Alternatives and similar repositories for RAFT
Users that are interested in RAFT are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- ☆19Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated last year
- ☆32Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆79Updated 11 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A collection of Opal Kelly provided design resources☆16Updated 2 months ago
- Triple Modular Redundancy☆26Updated 5 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆19Updated 4 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆55Updated this week
- Python interface to PCIE☆39Updated 7 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Python productivity for RFSoC platforms☆72Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 6 months ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆24Updated 2 weeks ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 3 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago