Xilinx / RAFTLinks
Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals
☆28Updated 3 months ago
Alternatives and similar repositories for RAFT
Users that are interested in RAFT are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆62Updated last week
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- Python interface to PCIE☆39Updated 7 years ago
- Triple Modular Redundancy☆27Updated 5 years ago
- ☆19Updated 3 years ago
- ☆32Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆82Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated last week
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Python productivity for RFSoC platforms☆78Updated 3 weeks ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆51Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated last year
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆78Updated 6 months ago
- FPGA and Digital ASIC Build System☆74Updated this week
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Networking Overlay on PYNQ☆49Updated 6 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆31Updated 7 months ago