IA-C-Lab-Fudan / KWS-SoCLinks
This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.
☆49Updated 4 years ago
Alternatives and similar repositories for KWS-SoC
Users that are interested in KWS-SoC are comparing it to the libraries listed below
Sorting:
- Voice Activity Detector based on MFCC features and DNN model☆21Updated last year
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- AXI4-Stream FIR filter IP☆17Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆15Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆38Updated 2 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- ☆39Updated 4 years ago
- ☆66Updated 3 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- Open IP in Hardware Description Language.☆23Updated last year
- ☆12Updated 5 years ago
- ☆10Updated 4 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆56Updated 5 years ago