IA-C-Lab-Fudan / KWS-SoC
This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.
☆49Updated 4 years ago
Alternatives and similar repositories for KWS-SoC:
Users that are interested in KWS-SoC are comparing it to the libraries listed below
- Voice Activity Detector based on MFCC features and DNN model☆19Updated last year
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- ☆38Updated 4 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- ☆12Updated 5 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- ☆65Updated 2 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- FPGA 同步FIFO与异步FIFO☆30Updated 6 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆33Updated 5 years ago
- ☆39Updated 6 years ago
- ☆63Updated 6 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- ☆36Updated 9 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago