IA-C-Lab-Fudan / KWS-SoCLinks
This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.
☆53Updated 5 years ago
Alternatives and similar repositories for KWS-SoC
Users that are interested in KWS-SoC are comparing it to the libraries listed below
Sorting:
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- LMS sound filtering by Verilog☆44Updated 5 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆38Updated last year
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆65Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆69Updated 6 years ago
- ☆12Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- ☆10Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- Voice Activity Detector based on MFCC features and DNN model☆26Updated 2 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- A scalable Eyeriss model in SystemC.☆29Updated 2 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- FPGA☆158Updated last year