IA-C-Lab-Fudan / KWS-SoCLinks
This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.
☆52Updated 5 years ago
Alternatives and similar repositories for KWS-SoC
Users that are interested in KWS-SoC are comparing it to the libraries listed below
Sorting:
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 4 years ago
- ☆12Updated 6 years ago
- LMS sound filtering by Verilog☆42Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆80Updated 2 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- FFT generator using Chisel☆62Updated 3 years ago
- Voice Activity Detector based on MFCC features and DNN model☆23Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆42Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆53Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- ☆15Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆66Updated 3 years ago