Xilinx PCIe to MIG DDR4 example designs and custom part data files
☆40Feb 4, 2024Updated 2 years ago
Alternatives and similar repositories for Custom_Part_Data_Files
Users that are interested in Custom_Part_Data_Files are comparing it to the libraries listed below
Sorting:
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- Golang package for PCI Express data transfers☆13Apr 24, 2018Updated 7 years ago
- SQRL FK33 board files, example designs and scripts.☆19Nov 7, 2022Updated 3 years ago
- 国产VU13P加速卡资料☆84Mar 17, 2025Updated last year
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆56Nov 29, 2018Updated 7 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Releases for the NextJTAG tool☆24Jan 26, 2022Updated 4 years ago
- Run ethash opencl kernel on Xilinx's Alveo U50☆17Mar 4, 2021Updated 5 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆20Mar 7, 2024Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Mar 10, 2026Updated last week
- ☆89May 4, 2017Updated 8 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 4 months ago
- Distributed Accelerator OS☆65Apr 6, 2022Updated 3 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- ☆49Dec 10, 2019Updated 6 years ago
- An open source FPGA miner for Blakecoin☆52Sep 22, 2014Updated 11 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 3 years ago
- Extensible FPGA control platform☆62Apr 28, 2023Updated 2 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 7 years ago
- A 60% Low Latency FPGA Mech Keyboard☆35Jan 31, 2024Updated 2 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- ☆21Jul 28, 2016Updated 9 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆83Sep 2, 2021Updated 4 years ago
- ☆27Updated this week
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated 2 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago