mattvenn / vga-clockLinks
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
☆62Updated 3 years ago
Alternatives and similar repositories for vga-clock
Users that are interested in vga-clock are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated last month
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆150Updated 4 years ago
- Virtual Development Board☆62Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA Odysseus with ULX3S☆68Updated last year
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 4 months ago
- ☆70Updated last year
- Tools for FPGA development.☆48Updated 2 months ago
- PicoRV☆43Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Portable HyperRAM controller☆60Updated 10 months ago
- ☆20Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Nitro USB FPGA core☆86Updated last year