mattvenn / vga-clockLinks
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
☆60Updated 3 years ago
Alternatives and similar repositories for vga-clock
Users that are interested in vga-clock are comparing it to the libraries listed below
Sorting:
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Wishbone interconnect utilities☆41Updated 3 months ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A pipelined RISC-V processor☆57Updated last year
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- RISC-V RV32E core designed for minimal area☆16Updated 6 months ago
- ☆33Updated 2 years ago
- ☆22Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- A SoC for DOOM☆17Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Solving Sudokus using open source formal verification tools☆16Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- sump3 logic analyzer☆19Updated last month