mattvenn / vga-clockView external linksLinks
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
☆62Nov 5, 2021Updated 4 years ago
Alternatives and similar repositories for vga-clock
Users that are interested in vga-clock are comparing it to the libraries listed below
Sorting:
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Compact FPGA game console☆165Nov 14, 2023Updated 2 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Jun 1, 2021Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- A simple heapless command line interface parser for embedded devices☆16Mar 15, 2019Updated 6 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- A curated list of Open Source PMOD boards☆44Jan 3, 2020Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated this week
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated 2 weeks ago
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 3 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- RISC-V RV32E core designed for minimal area☆23Nov 17, 2024Updated last year
- The Critical Path - a rambly FPGA blog☆51Sep 4, 2020Updated 5 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆124Jul 17, 2021Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆18Dec 11, 2025Updated 2 months ago
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated 2 weeks ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 2 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆120Jul 31, 2021Updated 4 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago