mattvenn / vga-clock
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
☆58Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for vga-clock
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- A pipelined RISC-V processor☆47Updated 11 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- A padring generator for ASICs☆22Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 2 weeks ago
- ☆36Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆64Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Tools for FPGA development.☆44Updated last year
- Solving Sudokus using open source formal verification tools☆15Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated last year