mattvenn / vga-clock
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
☆59Updated 3 years ago
Alternatives and similar repositories for vga-clock:
Users that are interested in vga-clock are comparing it to the libraries listed below
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Wishbone interconnect utilities☆39Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last week
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A pipelined RISC-V processor☆54Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- sample VCD files☆36Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆40Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- Small footprint and configurable SPI core☆41Updated 2 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- Virtual Development Board☆59Updated 3 years ago
- ☆33Updated 2 years ago
- ☆66Updated 7 months ago
- Spen's Official OpenOCD Mirror☆48Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago