mattvenn / vga-clockLinks
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
☆62Updated 4 years ago
Alternatives and similar repositories for vga-clock
Users that are interested in vga-clock are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Portable HyperRAM controller☆62Updated last year
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Using the TinyFPGA BX USB code in user designs☆52Updated 6 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated 3 weeks ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- ☆71Updated last year
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- SoftCPU/SoC engine-V☆55Updated 9 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Nitro USB FPGA core☆86Updated last year
- IceCore Ice40 HX based modular core☆47Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- ☆20Updated 5 years ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- Virtual Development Board☆64Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 4 months ago
- Tiny tips for Colorlight i5 FPGA board☆62Updated 4 years ago