PrincetonUniversity / mapleLinks
MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeline stalls, and enabling greater memory parallelism (MLP).
☆21Updated last year
Alternatives and similar repositories for maple
Users that are interested in maple are comparing it to the libraries listed below
Sorting:
- ☆33Updated 3 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆20Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated 2 weeks ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- ☆41Updated 5 months ago
- ☆26Updated last year
- CGRA framework with vectorization support.☆32Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆18Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Cohort Project☆17Updated last year
- ☆15Updated 2 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆18Updated 8 months ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated this week