Hardware Description Language Translator
☆19May 3, 2026Updated this week
Alternatives and similar repositories for verilog2vhdl
Users that are interested in verilog2vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Description Language Translator☆17Updated this week
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Apr 20, 2026Updated 2 weeks ago
- Direct Access Memory for MPSoC☆13Updated this week
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Experiments with Cologne Chip's GateMate FPGA architecture☆18Nov 16, 2023Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated last month
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated last month
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆52May 2, 2026Updated last week
- Network on Chip for MPSoC☆28Updated this week
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆41Updated this week
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- System on Chip verified with UVM/OSVVM/FV☆35Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL related news.☆27May 2, 2026Updated last week
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆107Apr 30, 2026Updated last week
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆64Nov 14, 2025Updated 5 months ago
- ☆24Apr 18, 2021Updated 5 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11Feb 11, 2026Updated 2 months ago
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ❓ keep track of who has which FlexLM licenses checked out☆15Jan 24, 2012Updated 14 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆45Oct 13, 2023Updated 2 years ago