PacoReinaCampo / MPSoC-NTM
Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV
☆12Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for MPSoC-NTM
- Reconfigurable Binary Engine☆15Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 2 weeks ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- SoC Based on ARM Cortex-M3☆25Updated 5 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 2 weeks ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- SPIR-V fragment shader GPU core based on RISC-V☆36Updated 3 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Network on Chip for MPSoC☆25Updated 2 weeks ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Hardware Description Language Translator☆14Updated 2 weeks ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- APB Logic☆12Updated 8 months ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆21Updated 3 years ago
- ☆16Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Direct Access Memory for MPSoC☆12Updated 2 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- System on Chip verified with UVM/OSVVM/FV☆23Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 4 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆13Updated 4 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- ☆20Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year