merledu / Scala-Chisel-Learning-JourneyLinks
This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks related to it.
☆14Updated last month
Alternatives and similar repositories for Scala-Chisel-Learning-Journey
Users that are interested in Scala-Chisel-Learning-Journey are comparing it to the libraries listed below
Sorting:
- A Scala library for Context-Dependent Environments☆49Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆238Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 9 months ago
- ☆18Updated last week
- Pure digital components of a UCIe controller☆73Updated last week
- Provides various testers for chisel users☆99Updated 2 years ago
- A basic SpinalHDL project☆86Updated 2 months ago
- This repository contains the design files of RISC-V Pipeline Core☆51Updated 2 years ago
- Vector processor for RISC-V vector ISA☆128Updated 5 years ago
- A dynamic verification library for Chisel.☆155Updated 11 months ago
- This repo includes XiangShan's function units☆27Updated this week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- RISC-V Torture Test☆200Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆64Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- IC implementation of TPU☆132Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆90Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- Course content for the University of Bristol Design Verification course.☆61Updated 2 weeks ago