merledu / Scala-Chisel-Learning-Journey

Related projects ⓘ

Alternatives and complementary repositories for Scala-Chisel-Learning-Journey

• merledu / vaquita
  ☆12Updated 2 weeks ago
• merledu / Riscv-Single-Cycle-Cores
  This repository contains the implementation of RISC-V Single Cycle Cores done by Undergraduate Students by using CHISEL and Functional Pr…
  ☆10Updated 2 years ago
• zeeshanrafique23 / mdu
  M-extension for RISC-V cores.
  ☆22Updated this week
• merldsu / RISCV_Pipeline_Core
  This repository contains the design files of RISC-V Pipeline Core
  ☆34Updated last year
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆108Updated this week
• merledu / caravan
  A caravan equipped with API for creating bus protocols in Chisel with ease.
  ☆13Updated this week
• sifive / block-inclusivecache-sifive
  ☆75Updated 2 years ago
• mmxsrup / axi4-interface
  AXI4 and AXI4-Lite interface definitions
  ☆84Updated 4 years ago
• ucb-ucie / uciedigital
  Pure digital components of a UCIe controller
  ☆48Updated 3 weeks ago
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆150Updated last week
• ReaLLMASIC / nanoGPT
  The simplest, fastest repository for training/finetuning medium-sized GPTs.
  ☆23Updated this week
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆177Updated this week
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆107Updated last year
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆142Updated 2 weeks ago
• AkeelMedina22 / RISC-V-Pipelined-Processor
  A Verilog based 5-stage fully functional pipelined RISC-V Processor code.
  ☆22Updated 3 years ago
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆52Updated 4 years ago
• ic-lab-duth / RISC-V-Vector
  Vector processor for RISC-V vector ISA
  ☆110Updated 4 years ago
• neeraj1397 / Physical-Design-With-OpenLANE-and-SKY130
  This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…
  ☆16Updated last year
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆124Updated this week
• ShonTaware / SRAM_SKY130
  Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
  ☆63Updated 3 years ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated last year
• hyf6661669 / Synopsys-Documents
  Some useful documents of Synopsys
  ☆50Updated 3 years ago
• JonathanJing / Asynchronous-FIFO
  Asynchronous fifo in verilog
  ☆32Updated 8 years ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆72Updated 8 months ago
• chipsalliance / cde
  A Scala library for Context-Dependent Environments
  ☆46Updated 7 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆106Updated 2 years ago
• bakhshalipour / NoC-Verilog
  A verilog implementation for Network-on-Chip
  ☆68Updated 6 years ago
• snbk001 / 100DaysofRTL
  100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…
  ☆27Updated 2 years ago
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆98Updated 3 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆28Updated 3 weeks ago