ksco / rvemuView external linksLinks
A simple and fast RISC-V JIT emulator.
☆156Aug 21, 2024Updated last year
Alternatives and similar repositories for rvemu
Users that are interested in rvemu are comparing it to the libraries listed below
Sorting:
- Learn how to write a minimal working linker from scratch☆109Apr 24, 2024Updated last year
- 本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。☆361Jun 3, 2023Updated 2 years ago
- A fork of chibicc ported to RISC-V assembly.☆43May 19, 2022Updated 3 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated 11 months ago
- Compact and Efficient RISC-V RV32I[MAFC] emulator☆538Feb 9, 2026Updated last week
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Apr 11, 2020Updated 5 years ago
- A super tiny RISC-V emulator that is able to run xv6.☆75Aug 16, 2022Updated 3 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated 3 weeks ago
- Simple risc-v emulator, able to run linux, written in C.☆148Apr 11, 2024Updated last year
- A basic working RISCV emulator written in C☆78Feb 4, 2024Updated 2 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆310Updated this week
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated last month
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- A Small RISC-V Virtual Machine☆92Mar 16, 2022Updated 3 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ☆22Nov 3, 2025Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- A tiny C header-only risc-v emulator.☆2,065Dec 21, 2025Updated last month
- Light-weight MIPS R4000 and RISC-V system simulator☆19Dec 16, 2025Updated 2 months ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 4 months ago
- Build a minimal multi-tasking OS kernel for RISC-V from scratch☆490May 24, 2023Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated 3 weeks ago
- TensorFlow Lite for BL602☆12Jun 22, 2021Updated 4 years ago
- A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.☆16Updated this week
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 9 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- Arduino core for the BL618☆20Sep 15, 2023Updated 2 years ago
- ☆78Oct 29, 2024Updated last year
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆939May 29, 2024Updated last year
- ☆96Apr 22, 2024Updated last year
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,090Nov 14, 2025Updated 3 months ago
- ☆34Feb 10, 2025Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- The RISC-V Virtual Machine☆1,184Updated this week
- A minimalist RISC-V system emulator capable of running Linux kernel with efficient event-driven scheduling☆288Jan 3, 2026Updated last month