Alternatives and similar repositories for OSCPU

Users that are interested in OSCPU are comparing it to the libraries listed below

• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• efeslab / eecs582

  View on GitHub
  Course website for Advanced Operating Systems
  ☆13Apr 8, 2022Updated 3 years ago
• xyzxinyizhang / FPGA-SFP-communication-with-Aurora

  View on GitHub
  ☆20Oct 16, 2018Updated 7 years ago
• jensen-yan / kisscpu

  View on GitHub
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆18Apr 17, 2021Updated 4 years ago
• llnl / direct-fuse

  View on GitHub
  ☆18Mar 15, 2020Updated 5 years ago
• OSCPU / ysyx-exam

  View on GitHub
  ☆22Nov 25, 2023Updated 2 years ago
• luojia65 / zihai

  View on GitHub
  自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software
  ☆25Apr 21, 2022Updated 3 years ago
• lizhirui / DreamCore

  View on GitHub
  ☆64Sep 23, 2022Updated 3 years ago
• z4yx / vivado-docker

  View on GitHub
  Dockerfile with Vivado for CI
  ☆27Apr 17, 2020Updated 5 years ago
• moesoha / phytium-dkms

  View on GitHub
  DKMS package for various Phytium/飞腾 off-tree modules (tested with D2000/8)
  ☆12Sep 30, 2023Updated 2 years ago
• shanghai-edu / radius-1xtest

  View on GitHub
  ☆12Jul 3, 2018Updated 7 years ago
• WadeGao / rv64_emulator

  View on GitHub
  simple RISC-V 64bit emulator, which can boot linux kernel.
  ☆11Oct 16, 2023Updated 2 years ago
• plctlab / plct-gem5

  View on GitHub
  upstream: https://github.com/RALC88/gem5
  ☆33May 30, 2023Updated 2 years ago
• NOP-Processor / NOP-Core

  View on GitHub
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆83Aug 29, 2023Updated 2 years ago
• nop2 / ComplexNetworkAnalysisToolWPFClient

  View on GitHub
  复杂网络分析工具客户端
  ☆14Jul 15, 2022Updated 3 years ago
• CesMak / mcts_cardgame

  View on GitHub
  Reinforcement Learning (PPO) applied to a multiplayer simple card game (Witches)
  ☆10Jun 7, 2020Updated 5 years ago
• ys1998 / spsim

  View on GitHub
  Simulator for a superscalar processor with dynamic scheduling and branch prediction
  ☆15Nov 23, 2018Updated 7 years ago
• cnrv / RVWC2021-slides

  View on GitHub
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆38Nov 17, 2022Updated 3 years ago
• 130B848 / ipads-tutorial07

  View on GitHub
  ☆10Dec 8, 2021Updated 4 years ago
• jiegec / verilog-lang

  View on GitHub
  A hand-written recursive decent Verilog parser.
  ☆10Jan 30, 2026Updated 2 weeks ago
• mmxsrup / riscv-processor

  View on GitHub
  RV32I Single Cycle Processor (CPU)
  ☆12Nov 14, 2021Updated 4 years ago
• Hagb / cqu-duodian-curl

  View on GitHub
  (b)ash script using curl for duodian Internet login in Chongqing University
  ☆12Mar 27, 2022Updated 3 years ago
• mit-pdos / 6.826-2019-labs

  View on GitHub
  Lab assignments for 6.826
  ☆11Nov 8, 2019Updated 6 years ago
• ehao222 / ASIC-design-example-RISC-CPU

  View on GitHub
  Base on Synopsys platform using VCS,DC,ICC,PT.
  ☆12May 29, 2021Updated 4 years ago
• tgangwani / RegAlloc

  View on GitHub
  Chaitin-Briggs register-allocation algorithm (LLVM back-end)
  ☆12Jan 6, 2016Updated 10 years ago
• kuczmmar / Runahead

  View on GitHub
  Running ahead of memory latency - Part II project
  ☆10Jan 7, 2023Updated 3 years ago
• atrosinenko / memtest86-plus-riscv

  View on GitHub
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Jan 26, 2020Updated 6 years ago
• fix-project / fix

  View on GitHub
  ☆12Jan 9, 2026Updated last month
• OpenROAD-Assistant / OpenROAD-Agent

  View on GitHub
  OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.
  ☆21Jul 24, 2025Updated 6 months ago
• zhisbug / Cavs

  View on GitHub
  Cavs: An Efficient Runtime System for Dynamic Neural Networks
  ☆15Sep 18, 2020Updated 5 years ago
• vijos / vijosos

  View on GitHub
  Vijos: Vijos Isn't Just an Operating System
  ☆10May 31, 2020Updated 5 years ago
• BillYang2016 / CQU-class2ics

  View on GitHub
  重庆大学课程表导出工具，适用于新教务网
  ☆11Sep 30, 2022Updated 3 years ago
• Eric-is-good / cpu-compilation

  View on GitHub
  电子科技大学的计算机组成原理实验课，并在此基础上实现了汇编编译器
  ☆10Jun 14, 2022Updated 3 years ago
• dramforever / ixayoi

  View on GitHub
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Sep 9, 2021Updated 4 years ago
• YukariChiba / tgbot

  View on GitHub
  @YukariChibaBot in Telegram
  ☆10Oct 6, 2025Updated 4 months ago
• HE7086 / pdf-md5-hashquine

  View on GitHub
  A PDF that shows its own MD5
  ☆11Jan 2, 2023Updated 3 years ago
• SeanMcLoughlin / digisurf

  View on GitHub
  A TUI signal waveform viewer.
  ☆22Mar 27, 2025Updated 10 months ago
• Xilinx / PYNQ-Networking

  View on GitHub
  Networking Overlay on PYNQ
  ☆50Mar 5, 2019Updated 6 years ago
• bytedance / DRL-based-VM-Rescheduling

  View on GitHub
  This repo contains the implementation of deep reinforcement learning (DRL) algorithms for virtual machine rescheduling in data centers.
  ☆12Dec 2, 2022Updated 3 years ago