yuhanzhu612 / OSCPULinks
我的一生一芯项目
☆16Updated 3 years ago
Alternatives and similar repositories for OSCPU
Users that are interested in OSCPU are comparing it to the libraries listed below
Sorting:
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- MIT6.175 & MIT6.375 Study Notes☆42Updated 2 years ago
- CQU Dual Issue Machine☆37Updated last year
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆37Updated 3 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- data preprocessing scripts for gem5 output☆19Updated 3 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- ☆97Updated this week
- ☆63Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- ☆35Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆31Updated 2 years ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- nscscc2018☆26Updated 6 years ago
- ☆22Updated 2 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- ☆16Updated last year
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 2 years ago
- riscv32i-cpu☆18Updated 4 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- ☆66Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 4 years ago