Alternatives and similar repositories for RV32ISC

Users that are interested in RV32ISC are comparing it to the libraries listed below

• OSCPU / yosys-sta
  ☆90Updated 2 months ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆72Updated 2 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆193Updated last year
• OSCPU / ysyxSoC
  ☆92Updated 4 months ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆181Updated 3 years ago
• RV-BOSC / OpenNoC
  ☆219Updated 7 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆54Updated 3 years ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆127Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆66Updated last year
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆33Updated 3 years ago
• Jpz-sdju / trinity
  ☆32Updated 6 months ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆220Updated 2 months ago
• chenhaoc / ESL_Learning
  some knowleage about SystemC/TLM etc.
  ☆27Updated 2 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆16Updated 6 years ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆61Updated 4 years ago
• THU-DSP-LAB / ventus-gpgpu-verilog
  GPGPU supporting RISCV-V, developed with verilog HDL
  ☆138Updated 11 months ago
• OpenXiangShan / XS-Verilog-Library
  ☆47Updated 3 years ago
• Jasonyanyusong / ysyx-npc-workbench
  一生一芯RISCV处理器核代码仓库（包括相关工具）
  ☆15Updated last year
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆337Updated 8 years ago
• leesum1 / ysyx
  一生一芯项目
  ☆18Updated 2 years ago
• Dazhuzhu-github / systolic-array
  verilog实现TPU中的脉动阵列计算卷积的module
  ☆154Updated 8 months ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆224Updated 2 months ago
• OSCPU / chisel-playground
  ☆70Updated 11 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆25Updated last year
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆205Updated 4 months ago
• OpenXiangShan / GEM5
  ☆123Updated this week
• zhhangBian / BOOM_chip
  乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四
  ☆17Updated last year
• Heresyrac / Gemmini_doc
  关于移植模型至gemmini的文档
  ☆32Updated 3 years ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆171Updated 3 years ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆265Updated 3 years ago