Alternatives and similar repositories for RV32ISC:

Users that are interested in RV32ISC are comparing it to the libraries listed below

• OSCPU / ysyxSoC
  ☆79Updated this week
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆25Updated 2 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆57Updated last year
• OSCPU / yosys-sta
  ☆53Updated last month
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 6 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 8 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆47Updated 2 years ago
• leesum1 / ysyx
  一生一芯项目
  ☆11Updated last year
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆14Updated 5 years ago
• OpenXiangShan / GEM5
  ☆74Updated this week
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆37Updated last month
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆137Updated 4 months ago
• OpenXiangShan / XS-Verilog-Library
  ☆38Updated 2 years ago
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• OSCPU / ysyx-exam
  ☆20Updated last year
• RV-BOSC / OpenNoC
  ☆114Updated this week
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆88Updated 8 months ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆57Updated last year
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆28Updated 10 months ago
• THU-DSP-LAB / ventus-gpgpu-verilog
  GPGPU supporting RISCV-V, developed with verilog HDL
  ☆83Updated 6 months ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆54Updated last year
• TYOD-SOC / RISCV-Accelerator
  ☆36Updated 6 years ago
• lizhirui / DreamCoreV2
  ☆21Updated last year
• devindang / openip-hdl
  Open IP in Hardware Description Language.
  ☆18Updated last year
• xiaoan109 / ysyx-workbench
  一生一芯CPU/目前做到cache/后续主要考虑ASIC DV
  ☆15Updated last month
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆55Updated 3 years ago
• OSCPU / chisel-playground
  ☆59Updated last week
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆138Updated 2 years ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆132Updated this week
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆122Updated 7 months ago