Kristoff-starling / ProjectN-CPU
Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU
☆12Updated 3 years ago
Alternatives and similar repositories for ProjectN-CPU:
Users that are interested in ProjectN-CPU are comparing it to the libraries listed below
- NJU ICS课程的PA实验,非常棒的一个大项目,受益匪浅!一栈式打通虚拟机NEMU、操作系统NLiteOS和应用层☆47Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆51Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆131Updated 10 months ago
- 2021年秋季学期 南京大学ICS课程 PA实验部分☆124Updated 3 years ago
- ☆66Updated 8 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆153Updated 6 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- ☆63Updated this week
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆77Updated 5 years ago
- ☆64Updated 2 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated 3 weeks ago
- NSCSCC2022龙芯杯个人赛,MIPS32,59MHz经典五级流水线架构,易于初学者阅读(计算机组成原理,自己动手写CPU)☆64Updated last year
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 5 years ago
- ☆35Updated last year
- ☆85Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆27Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆25Updated last year
- A framework for ysyx flow☆11Updated 5 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆78Updated last year
- ☆145Updated 7 months ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆124Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- 龙芯杯2021个人赛决赛最终代码☆10Updated 3 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆34Updated last year
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆23Updated 10 months ago
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆19Updated 3 months ago