Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU
☆14Jan 17, 2022Updated 4 years ago
Alternatives and similar repositories for ProjectN-CPU
Users that are interested in ProjectN-CPU are comparing it to the libraries listed below
Sorting:
- Lab for Digital Design and Computer Architecture Spring 2022 (252-0028-00L) (ETH).☆14Mar 1, 2023Updated 3 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆20Nov 5, 2025Updated 4 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- 南京大学 NJU 计算机系 CS 课程资料 作业 代码 实验报告(数据挖掘 模式识别 机器学习导论 概率论与数理统计 计算机图形学 高级程序设计 数据库 计算机系统基础 操作系统 程设实验 数电 数电实验... ) 更新中, star!☆23Jun 28, 2020Updated 5 years ago
- A benchmark for evaluating reinforcement learning algorithms that train the policies using imaginary rollouts from LLMs.☆14Nov 4, 2025Updated 4 months ago
- 基于Uniapp开发的H5盲盒☆12Jan 30, 2022Updated 4 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- ☆27Feb 27, 2025Updated last year
- ETH Computer Architecture - Fall 2020☆13Feb 26, 2021Updated 5 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- NJU ICS课程的PA实验，非常棒的一个大项目，受益匪浅！一栈式打通虚拟机NEMU、操作系统NLiteOS和应用层☆51Aug 3, 2022Updated 3 years ago
- 南京大学编译原理实验☆12Jan 30, 2023Updated 3 years ago
- 2020秋-南大数电实验☆10Jan 24, 2021Updated 5 years ago
- A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.☆16Updated this week
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- UVM verification kits which uses YASA as simulation script☆17Dec 10, 2019Updated 6 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- write a game by python☆20Jan 17, 2018Updated 8 years ago
- ☆30Jan 27, 2025Updated last year
- ☆17Oct 30, 2017Updated 8 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 11 months ago
- NJU_PA☆13May 17, 2023Updated 2 years ago
- System verilog register model for uvm testbenches.☆21Aug 29, 2018Updated 7 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Jan 6, 2026Updated 2 months ago
- We introduce WirelessAgent, a novel framework that harnesses large language models (LLMs) to create autonomous AI agents for diverse wire…☆37May 6, 2025Updated 10 months ago
- A RV32I pipeline CPU and applications transplanted from AM, NJU-Project-N☆12Feb 25, 2022Updated 4 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用 该模拟器。☆28Dec 18, 2024Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆22Jun 12, 2024Updated last year
- ☆39Oct 14, 2025Updated 5 months ago
- STM32F1 ST7735 fast library with DMA and LL drivers. Mikroe GLCD custom fonts support.☆15May 29, 2020Updated 5 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- ☆73Apr 23, 2023Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 11 months ago
- Code for Edge Learning Using a Fully Integrated Neuro-Inspired Memristor Chip☆17Jul 16, 2023Updated 2 years ago
- course design☆23Feb 28, 2018Updated 8 years ago