Kristoff-starling / ProjectN-CPULinks
Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU
☆14Updated 3 years ago
Alternatives and similar repositories for ProjectN-CPU
Users that are interested in ProjectN-CPU are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆144Updated last year
- ☆70Updated 2 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆85Updated 5 years ago
- ☆86Updated last week
- ☆67Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- ☆156Updated last week
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- 我设计了一些数字集成电路的教学实验,供大家学习~☆29Updated 8 months ago
- ☆83Updated 5 months ago
- riscv指令集,单周期以及五级流水线CPU☆82Updated 8 months ago
- A framework for ysyx flow☆11Updated 10 months ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆51Updated 3 years ago
- ☆40Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆16Updated last year
- 2022年龙芯杯个人赛 单发射110M(含icache)☆48Updated 3 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 4 months ago
- NJU Virtual Board☆290Updated 3 weeks ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- A RV32I pipeline CPU and applications transplanted from AM, NJU-Project-N☆11Updated 3 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16Updated 6 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆21Updated 8 months ago
- CPU Design Based on RISCV ISA☆122Updated last year
- Collect some IC textbooks for learning.☆164Updated 3 years ago
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆15Updated last year
- NSCSCC 信息整合☆252Updated 4 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆128Updated 4 years ago