Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU
☆14Jan 17, 2022Updated 4 years ago
Alternatives and similar repositories for ProjectN-CPU
Users that are interested in ProjectN-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Lab for Digital Design and Computer Architecture Spring 2022 (252-0028-00L) (ETH).☆14Mar 1, 2023Updated 3 years ago
- ☆22Jul 3, 2025Updated 11 months ago
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 7 months ago
- 『ディジタル回路設計とコンピュータアーキテクチャ』の演習問題をやってみるプロジェクト☆33Apr 28, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 爬取两个网站关于酒店评论的数据，包括携程与agoda。☆10Aug 16, 2018Updated 7 years ago
- 基于Uniapp开发的H5盲盒☆12Jan 30, 2022Updated 4 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- Solutions to Digital Design and Computer Architecture (2nd edition)☆102Mar 5, 2025Updated last year
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆13Aug 21, 2023Updated 2 years ago
- ☆30Feb 27, 2025Updated last year
- ☆61Apr 9, 2026Updated 2 months ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 南京大学编译原理实验☆11Jan 30, 2023Updated 3 years ago
- An implementation of RV32I based on EECS151☆10Jan 30, 2024Updated 2 years ago
- 2020秋-南大数电实验☆10Jan 24, 2021Updated 5 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.☆21Jun 25, 2026Updated last week
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- UVM verification kits which uses YASA as simulation script☆18Dec 10, 2019Updated 6 years ago
- ☆41Oct 21, 2025Updated 8 months ago
- ☆15May 25, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆14Mar 29, 2025Updated last year
- System verilog register model for uvm testbenches.☆21Aug 29, 2018Updated 7 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆26Jan 6, 2026Updated 5 months ago
- NJU_PA☆13May 17, 2023Updated 3 years ago
- A RV32I pipeline CPU and applications transplanted from AM, NJU-Project-N☆13Feb 25, 2022Updated 4 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- STM32F1 ST7735 fast library with DMA and LL drivers. Mikroe GLCD custom fonts support.☆15May 29, 2020Updated 6 years ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆22Jun 12, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 编译原理（紫龙书）中文第2版习题答案。Compilers Principles, Techniques, & Toos (purple dragon book) second edition practice answer.☆21Mar 21, 2013Updated 13 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- ☆55Oct 14, 2025Updated 8 months ago
- ☆79Apr 23, 2023Updated 3 years ago
- Code for Edge Learning Using a Fully Integrated Neuro-Inspired Memristor Chip☆17Jul 16, 2023Updated 2 years ago
- 南京大学新版教务系统抢课程序☆28Feb 24, 2022Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Dec 3, 2020Updated 5 years ago