Kristoff-starling / ProjectN-CPULinks
Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU
☆13Updated 3 years ago
Alternatives and similar repositories for ProjectN-CPU
Users that are interested in ProjectN-CPU are comparing it to the libraries listed below
Sorting:
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆135Updated 11 months ago
- ☆66Updated 10 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆54Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆164Updated 7 months ago
- NJU ICS课程的PA实验,非常棒的一个大项目,受益匪浅!一栈式打通虚拟机NEMU、操作系统NLiteOS和应用层☆48Updated 2 years ago
- ☆67Updated 2 years ago
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆20Updated 4 months ago
- ☆86Updated last month
- ☆64Updated last month
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated 2 weeks ago
- ☆150Updated this week
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 我设计了一些数字集成电路的教学实验,供大家学习~☆26Updated 4 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆26Updated last year
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- riscv指令集,单周期以及五级流水线CPU☆68Updated 5 months ago
- ☆38Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A framework for ysyx flow☆11Updated 7 months ago
- 2021年秋季学期 南京大学ICS课程 PA实验部分☆124Updated 3 years ago
- 一生一芯RISCV处理器核代码仓库 (包括相关工具)☆14Updated 8 months ago
- NJU Virtual Board☆278Updated last month
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆14Updated 9 months ago