Compass-All / RaftLinks
Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V
☆10Updated last year
Alternatives and similar repositories for Raft
Users that are interested in Raft are comparing it to the libraries listed below
Sorting:
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 7 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated last month
- RISC-V Security HC admin repo☆18Updated 6 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 5 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 4 months ago
- ☆38Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆20Updated 3 weeks ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆58Updated this week
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 5 months ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆22Updated last year
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- RISC-V Security Model☆30Updated last week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆20Updated last month
- ☆25Updated 2 years ago
- Running ahead of memory latency - Part II project☆10Updated 2 years ago
- ☆32Updated 2 years ago
- rv8 benchmark suite☆20Updated 5 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆90Updated 2 weeks ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated this week
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- ☆15Updated 4 months ago
- XiangShan Frontend Develop Environment☆64Updated this week
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆19Updated 3 weeks ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago