Compass-All / RaftLinks
Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V
☆11Updated 2 years ago
Alternatives and similar repositories for Raft
Users that are interested in Raft are comparing it to the libraries listed below
Sorting:
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 10 months ago
- RISC-V Security HC admin repo☆18Updated 9 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 7 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 8 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- ☆38Updated 3 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆63Updated this week
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated this week
- ☆15Updated 7 months ago
- rv8 benchmark suite☆21Updated 5 years ago
- ☆34Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- ☆25Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆22Updated last month
- ☆23Updated 3 years ago
- RISC-V Security Model☆32Updated this week
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 6 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆66Updated 6 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last month
- ☆12Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆23Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated this week
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- ☆26Updated 7 months ago
- ☆34Updated 2 years ago