chenhaoc / ESL_LearningLinks
some knowleage about SystemC/TLM etc.
☆25Updated 2 years ago
Alternatives and similar repositories for ESL_Learning
Users that are interested in ESL_Learning are comparing it to the libraries listed below
Sorting:
- Collect some IC textbooks for learning.☆155Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- ☆184Updated 2 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆300Updated 3 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- ☆42Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- ☆97Updated this week
- ☆86Updated 2 weeks ago
- data preprocessing scripts for gem5 output☆19Updated 3 months ago
- 关于移植模型至gemmini的文档☆29Updated 3 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- ☆77Updated 10 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated last week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- Advanced Architecture Labs with CVA6☆66Updated last year
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated last week
- ☆32Updated 3 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆151Updated 6 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- SystemC training aimed at TLM.☆31Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆241Updated 2 years ago
- ☆78Updated 4 months ago