chenhaoc / ESL_LearningLinks
some knowleage about SystemC/TLM etc.
☆26Updated 2 years ago
Alternatives and similar repositories for ESL_Learning
Users that are interested in ESL_Learning are comparing it to the libraries listed below
Sorting:
- Collect some IC textbooks for learning.☆168Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- ☆199Updated 4 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- ☆44Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- ☆35Updated this week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- ☆78Updated 11 years ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆18Updated 9 years ago
- ☆56Updated 6 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Updated last year
- ☆120Updated 5 years ago
- ☆37Updated 6 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- ☆106Updated this week
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆42Updated 4 years ago
- Learn systemC with examples☆123Updated 2 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆11Updated 6 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago