some knowleage about SystemC/TLM etc.
☆28Jun 8, 2023Updated 2 years ago
Alternatives and similar repositories for ESL_Learning
Users that are interested in ESL_Learning are comparing it to the libraries listed below
Sorting:
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- ☆12Feb 20, 2026Updated last week
- MatchLib Connections Toolkit - example designs leveraging Connections☆16Jan 6, 2026Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- NoC simulation using gem5 (a simple tul)☆14Mar 23, 2024Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- a static analytical model for LLM distributed training☆116Jan 8, 2026Updated last month
- Open-source Neural Processing Unit (NPU) from China ❤☆37Jan 29, 2025Updated last year
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Pulp virtual platform☆24Jul 16, 2025Updated 7 months ago
- ☆28Feb 26, 2023Updated 3 years ago
- Qbox☆83Updated this week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆130Feb 19, 2026Updated last week
- Learn systemC with examples☆131Dec 21, 2022Updated 3 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆338Feb 16, 2026Updated last week
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- ☆38Jun 4, 2024Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- SystemC/TLM-2.0 Co-simulation framework☆269May 21, 2025Updated 9 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- ☆10Updated this week
- ☆13May 8, 2025Updated 9 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Feb 16, 2026Updated last week
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Works for Applied Deep Learning / Machine Learning and Having It Deep and Structured (2017 FALL) @ NTU☆11Aug 14, 2018Updated 7 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Jan 17, 2024Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago