chenhaoc / ESL_LearningLinks
some knowleage about SystemC/TLM etc.
☆25Updated 2 years ago
Alternatives and similar repositories for ESL_Learning
Users that are interested in ESL_Learning are comparing it to the libraries listed below
Sorting:
- Collect some IC textbooks for learning.☆150Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆105Updated 5 months ago
- ☆176Updated last month
- eyeriss-chisel3☆41Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 3 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆27Updated 2 years ago
- ☆77Updated 10 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆296Updated 2 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- ☆93Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- An integrated CGRA design framework☆90Updated 4 months ago
- ☆113Updated 5 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆190Updated 4 years ago
- ☆31Updated 2 months ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆239Updated 2 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- ☆52Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- Network on Chip Simulator☆285Updated 2 weeks ago
- ☆86Updated 3 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆127Updated 7 years ago
- Learn systemC with examples☆118Updated 2 years ago
- Pure digital components of a UCIe controller☆66Updated 3 weeks ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆17Updated 9 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago