chenhaoc / ESL_LearningLinks
some knowleage about SystemC/TLM etc.
☆24Updated last year
Alternatives and similar repositories for ESL_Learning
Users that are interested in ESL_Learning are comparing it to the libraries listed below
Sorting:
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- An integrated CGRA design framework☆89Updated 2 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆159Updated last month
- ☆86Updated this week
- ☆75Updated 10 years ago
- ☆33Updated 6 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- ☆42Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆28Updated last week
- Collect some IC textbooks for learning.☆143Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- Advanced Architecture Labs with CVA6☆61Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- ☆16Updated 3 weeks ago
- data preprocessing scripts for gem5 output☆18Updated last week
- ☆86Updated last month
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆19Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago
- gem5 repository to study chiplet-based systems☆74Updated 6 years ago