☆17Dec 21, 2020Updated 5 years ago
Alternatives and similar repositories for HGA101_GPU
Users that are interested in HGA101_GPU are comparing it to the libraries listed below
Sorting:
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- ☆12Jul 28, 2022Updated 3 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- ☆18May 13, 2025Updated 9 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated last month
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Feb 10, 2026Updated 2 weeks ago
- ☆11Feb 16, 2019Updated 7 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- ☆19Aug 10, 2020Updated 5 years ago
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆16Oct 23, 2025Updated 4 months ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- ☆21Feb 20, 2026Updated last week
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- Open-source Neural Processing Unit (NPU) from China ❤☆37Jan 29, 2025Updated last year
- Network on Chip for MPSoC☆28Jan 27, 2026Updated last month
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated last week
- ☆24Apr 18, 2021Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Simple AMBA VIP, Include axi/ahb/apb☆31Jul 4, 2024Updated last year
- RISC-V Core Local Interrupt Controller (CLINT)☆30Feb 14, 2026Updated 2 weeks ago
- ☆29Oct 20, 2019Updated 6 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago