☆36Sep 19, 2024Updated last year
Alternatives and similar repositories for undulate
Users that are interested in undulate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆99Updated this week
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 8 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- Automatic generation of real number models from analog circuits☆49Apr 2, 2024Updated 2 years ago
- a Python framework for managing embedded HW/SW projects☆22Updated this week
- A complete open-source design-for-testing (DFT) Solution☆200Aug 30, 2025Updated 10 months ago
- Filelist generator☆21Jun 23, 2026Updated last month
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- This is repo for the Niobium Compiler support in OpenFHE. It is up to date with OpenFHE 1.4.2☆15Updated this week
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 3 months ago
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆53Jan 31, 2019Updated 7 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- IRSIM switch-level simulator for digital circuits☆37Nov 13, 2025Updated 8 months ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆70Nov 21, 2021Updated 4 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- 😎 A curated list of awesome RISC-V implementations☆145Mar 12, 2023Updated 3 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 8 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago