☆37Sep 19, 2024Updated 2 years ago
Alternatives and similar repositories for undulate
Users that are interested in undulate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆102Jul 22, 2026Updated 3 months ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆22Jan 27, 2022Updated 4 years ago
- Filelist generator☆21Oct 14, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Automatic generation of real number models from analog circuits☆50Apr 2, 2024Updated 2 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 11 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ROHD Wave Viewer is a waveform viewer Flutter app, part of the ROHD ecosystem. It works in-browser, integrated as a Flutter widget, used …☆14Oct 25, 2026Updated last week
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆70Nov 21, 2021Updated 4 years ago
- A framework for FPGA emulation of mixed-signal systems☆40Jul 28, 2021Updated 5 years ago
- Virtual Development Board☆64Nov 26, 2021Updated 4 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- A complete open-source design-for-testing (DFT) Solution☆210Aug 30, 2025Updated last year
- Sechzig Compute Module☆11Sep 27, 2026Updated last month
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 3 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆52Jul 12, 2026Updated 3 months ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Oct 28, 2026Updated last week
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- This is repo for the Niobium Compiler support in OpenFHE. It is up to date with OpenFHE 1.4.2☆15Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- Generate verilog register file from systemRDL description☆14Feb 9, 2024Updated 2 years ago