CospanDesign / verilog-visualizer
A GUI to help users visualize the structure of a verilog HDL project
☆12Updated 9 years ago
Alternatives and similar repositories for verilog-visualizer:
Users that are interested in verilog-visualizer are comparing it to the libraries listed below
- Extensible FPGA control platform☆57Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Wishbone controlled I2C controllers☆45Updated 3 months ago
- Small footprint and configurable JESD204B core☆41Updated last month
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Digital Circuit rendering engine☆37Updated last year
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Control a MIPI Camera over I2C☆21Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- Implemented The UART with FIFO☆12Updated 5 years ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- Wishbone interconnect utilities☆38Updated 2 weeks ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆15Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 weeks ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- ☆19Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆35Updated 6 years ago