CospanDesign / verilog-visualizerLinks
A GUI to help users visualize the structure of a verilog HDL project
☆12Updated 10 years ago
Alternatives and similar repositories for verilog-visualizer
Users that are interested in verilog-visualizer are comparing it to the libraries listed below
Sorting:
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- USB Full Speed PHY☆48Updated 5 years ago
- Implemented The UART with FIFO☆15Updated 6 years ago
- ☆20Updated 3 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- USB serial device (CDC-ACM)☆44Updated 5 years ago
- USB capture IP☆25Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- Open Source ZYNQ Board☆31Updated 10 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- I2C Master Verilog module☆36Updated 8 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Updated last month
- assorted library of utility cores for amaranth HDL☆102Updated last year
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20Updated 6 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆52Updated 7 years ago
- LiteX based FPGA gateware for Thunderscope.☆28Updated last month
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- WCH CH569 SerDes Reverse Engineering☆30Updated 3 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated 2 weeks ago