Alternatives and similar repositories for verilog-visualizer

Users that are interested in verilog-visualizer are comparing it to the libraries listed below

• A-suozhang / Verilog_Uart_With_Fifo
  Implemented The UART with FIFO
  ☆15Updated 6 years ago
• ZipCPU / wbi2c
  Wishbone controlled I2C controllers
  ☆57Updated last year
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆48Updated 5 years ago
• hdl-util / i2c
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆33Updated 5 years ago
• emard / flearadio
  Digital FM Radio Receiver for FPGA
  ☆64Updated 10 years ago
• ptracton / UART_ECHO
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13Updated 10 years ago
• pabennett / chiptools
  ChipTools is a utility to automate FPGA build and verification
  ☆25Updated 4 years ago
• lawrie / verilog_examples
  Example code in Verilog for the Blackice II FPGA
  ☆29Updated 6 years ago
• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆184Updated 3 years ago
• ultraembedded / core_usb_uart
  USB serial device (CDC-ACM)
  ☆44Updated 5 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• freecores / uart2spi
  UART To SPI
  ☆19Updated 11 years ago
• 0xArt / Tiny_But_Mighty_I2C_Master_Verilog
  I2C Master Verilog module
  ☆36Updated 8 months ago
• AnttiLukats / HackaZynq
  Open Source ZYNQ Board
  ☆31Updated 10 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆61Updated 2 years ago
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆25Updated 5 years ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 11 years ago
• tinyvision-ai-inc / Vision-FPGA-SoM
  tinyVision.ai Vision & Sensor FPGA System on Module
  ☆46Updated 4 years ago
• mnentwig / busbridge3
  Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency
  ☆20Updated 6 years ago
• rprinz08 / arty-s7-multinic
  ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface
  ☆18Updated 5 years ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆35Updated 4 years ago
• ultraembedded / core_uriscv
  Another tiny RISC-V implementation
  ☆64Updated 4 years ago
• ultraembedded / core_ftdi_bridge
  FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
  ☆32Updated 4 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆58Updated 2 years ago
• codeshaa / 16-bit-HDLC-using-VHDL
  High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
  ☆29Updated 9 years ago
• HarmonInstruments / verilog
  ☆20Updated 3 years ago
• gtjennings1 / UPDuino-LH154Q01-Display
  Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
  ☆28Updated 7 years ago
• EEVengers / thunderscope_litex
  LiteX based FPGA gateware for Thunderscope.
  ☆28Updated last month
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated this week
• hukenovs / intfftk
  Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…
  ☆86Updated 3 years ago