laanwj / yosys-ice-experiments
Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain
☆13Updated 9 years ago
Alternatives and similar repositories for yosys-ice-experiments:
Users that are interested in yosys-ice-experiments are comparing it to the libraries listed below
- A VHDL frontend for Yosys☆102Updated 8 years ago
- An example of how to use the Xilinx ISE toolchain from the command line☆61Updated 5 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- ☆59Updated last year
- Yosys Plugins☆21Updated 5 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆27Updated 6 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- ☆41Updated 4 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆24Updated 4 years ago
- A simple script to build open-source FPGA tools.☆52Updated 2 years ago
- A wishbone controlled scope for FPGA's☆80Updated last year
- that FPGA flow☆9Updated 9 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆110Updated last year
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆32Updated 4 months ago
- Upduino v2 with the ice40 up5k FPGA demos☆82Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- ice40 USB Analyzer☆58Updated 4 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago