laanwj / yosys-ice-experiments

Related projects ⓘ

Alternatives and complementary repositories for yosys-ice-experiments

• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆63Updated 2 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆20Updated 5 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 6 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• pliu6 / vhd2vl
  vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
  ☆26Updated 8 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 6 years ago
• mcmayer / iCE40
  Lattice iCE40 FPGA experiments - Work in progress
  ☆103Updated 3 years ago
• no2fpga / no2muacm
  Drop In USB CDC ACM core for iCE40 FPGA
  ☆33Updated 3 years ago
• brouhaha / xchange
  Change part number or package in a Xilinx 7-series FPGA bitstream
  ☆36Updated 4 years ago
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆74Updated last year
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆21Updated 10 months ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆73Updated 10 months ago
• lawrie / tiny_usb_examples
  Using the TinyFPGA BX USB code in user designs
  ☆49Updated 5 years ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆37Updated 5 months ago
• blackmesalabs / sump2
  open-source logic analyzer for FPGAs
  ☆96Updated 6 years ago
• knielsen / ice40_viewer
  ☆58Updated last year
• ObKo / USBCore
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆32Updated 3 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆39Updated 9 months ago
• JohnDMcMaster / project2064
  XC2064 bitstream documentation
  ☆16Updated 6 years ago
• hedgeberg / VerilogCommon
  A repo of basic Verilog/SystemVerilog modules useful in other circuits.
  ☆20Updated 7 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆20Updated 8 years ago
• tinyfpga / TinyUSB
  USB Full-Speed core written in migen/LiteX
  ☆41Updated 5 years ago
• goran-mahovlic / ulx3s-extensions
  PMOD boards for ULX3S
  ☆40Updated last year
• lawrie / verilog_examples
  Example code in Verilog for the Blackice II FPGA
  ☆26Updated 5 years ago
• open-tool-forge / summon-fpga-tools
  A simple script to build open-source FPGA tools.
  ☆53Updated 2 years ago
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆44Updated 4 years ago
• Paebbels / PicoBlaze-Library
  The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…
  ☆34Updated 3 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆58Updated 5 years ago