laanwj / yosys-ice-experimentsLinks
Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain
☆13Updated 9 years ago
Alternatives and similar repositories for yosys-ice-experiments
Users that are interested in yosys-ice-experiments are comparing it to the libraries listed below
Sorting:
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- open-source logic analyzer for FPGAs☆98Updated 7 years ago
- OpenFPGA☆33Updated 7 years ago
- A VHDL frontend for Yosys☆104Updated 8 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- ☆61Updated 2 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Updated 6 years ago
- Example projects for Quokka FPGA toolkit☆37Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Yosys Plugins☆22Updated 6 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- VHDL library 4 FPGAs☆181Updated this week
- ☆137Updated 10 months ago
- Miscellaneous ULX3S examples (advanced)☆80Updated 3 months ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- FPGA ULX2/3 JTAG programmer☆41Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆111Updated 2 years ago