Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain
☆13Nov 24, 2015Updated 10 years ago
Alternatives and similar repositories for yosys-ice-experiments
Users that are interested in yosys-ice-experiments are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verilog tutorials for iCE40HX8K Breakout Board☆23Mar 2, 2016Updated 10 years ago
- Simple SPI interface for FPGAs☆12Feb 8, 2014Updated 12 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- An adapter which lets you adapt between different commonly used plugs (4mm, 2mm, BNC, standard male and female pin headers, faston)☆12Mar 1, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- C and Verilog sources for STM32F303 + iCE5LP4K Software Defined Radio☆82Mar 22, 2017Updated 9 years ago
- a CLI utility to notify you when your Internet speed is back to normal☆11Sep 13, 2018Updated 8 years ago
- Git mirror of Haskell Bitcoin implementation "Purecoin" by Russell O'Connor (darcs http://r6.ca/Purecoin)☆13Oct 1, 2012Updated 14 years ago
- Experimental graphic editor for open FPGAs.☆50Mar 29, 2016Updated 10 years ago
- A collection of classes to drive motors directly connected to a Raspberry Pi, with smart feedback control☆12Nov 9, 2018Updated 7 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 11 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Raytracer package including a modeler. Windows and Amiga.☆10Jan 5, 2014Updated 12 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 10 years ago
- A virtual machine and assembler written in AWK.☆16May 3, 2019Updated 7 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Pallet loading problem solver with recursive partitioning approach for the packing of different rectangles in a rectangle.☆13Oct 1, 2012Updated 14 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆41Dec 30, 2018Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- ☆37Sep 19, 2024Updated 2 years ago
- Open-Hardware implementation of the icsprout55-pdk☆19Oct 10, 2026Updated 3 weeks ago
- Create & manage mobile & desktop sites using HTML5 & CSS3☆12Aug 14, 2013Updated 13 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 10 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Oct 22, 2026Updated 2 weeks ago
- Python script to monitor your internet speed! 🚀 Periodically run librespeed/speedtest-cli and send results to InfluxDB.☆20Jan 16, 2026Updated 9 months ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Low cost open source Lattice iCE40UP5k FPGA board.☆21Dec 15, 2020Updated 5 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆97Jun 10, 2015Updated 11 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆19Oct 24, 2014Updated 12 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆108Jun 30, 2021Updated 5 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- ☆11Mar 26, 2018Updated 8 years ago