laanwj / yosys-ice-experimentsView external linksLinks
Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain
☆13Nov 24, 2015Updated 10 years ago
Alternatives and similar repositories for yosys-ice-experiments
Users that are interested in yosys-ice-experiments are comparing it to the libraries listed below
Sorting:
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- Simple SPI interface for FPGAs☆13Feb 8, 2014Updated 12 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- C and Verilog sources for STM32F303 + iCE5LP4K Software Defined Radio☆81Mar 22, 2017Updated 8 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 8 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆23Mar 2, 2016Updated 9 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Experimental graphic editor for open FPGAs.☆50Mar 29, 2016Updated 9 years ago
- A functional footprint editor.☆79May 22, 2018Updated 7 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- ☆37Sep 19, 2024Updated last year
- OpenFPGA☆34Mar 12, 2018Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Jan 18, 2024Updated 2 years ago
- HDLBits-Solutions☆10May 27, 2022Updated 3 years ago
- Unnoficial solutions (still under construction) to Nielsen and Chuang's "Quantum Computation and Quantum Information" - 10th anniversary …☆19Updated this week
- Example projects for Quokka FPGA toolkit☆37Jan 13, 2023Updated 3 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆39Dec 30, 2018Updated 7 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆89Jun 10, 2015Updated 10 years ago
- Ice40 open source HDMI examples on BlackIce II☆11May 12, 2022Updated 3 years ago
- ☆13Mar 6, 2010Updated 15 years ago
- A mobile app for controlling Pulsetto devices☆18Jan 9, 2026Updated last month
- Prangster tool from the Black Hat USA 2013 presentation "Black-Box Assessment of Pseudorandom Algorithms" by Derek Soeder, Christopher Ab…☆11Jul 9, 2014Updated 11 years ago
- Utility for making crosschain transactions on the Wanchain network☆13Mar 18, 2019Updated 6 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- pano date resolver stuff☆17Dec 3, 2025Updated 2 months ago
- Bootloader tool for OLS☆22Jul 17, 2016Updated 9 years ago
- WWVB emulator using an ESP32☆10Apr 2, 2020Updated 5 years ago
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- Mobile Cashu Mint, Rust + Kotlin☆14Nov 14, 2025Updated 3 months ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Sipeed Maix Uart Face Recognition Module/Firmware's Protocol Parse Library☆10Jun 5, 2019Updated 6 years ago
- NavSec is the most comprehensive passive web vulnerability and privacy scanner. It performs real-time security analysis directly in your …☆23Sep 13, 2025Updated 5 months ago
- Python3 implementation of NKN SDK☆11Jul 13, 2020Updated 5 years ago
- CRC Tool Kit☆18Oct 5, 2012Updated 13 years ago