laanwj / yosys-ice-experimentsLinks
Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain
☆13Updated 10 years ago
Alternatives and similar repositories for yosys-ice-experiments
Users that are interested in yosys-ice-experiments are comparing it to the libraries listed below
Sorting:
- open-source logic analyzer for FPGAs☆99Updated 7 years ago
- OpenFPGA☆34Updated 7 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆110Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- FPGA ULX2/3 JTAG programmer☆41Updated 3 years ago
- A VHDL frontend for Yosys☆104Updated 8 years ago
- nMigen examples for the ULX3S board☆16Updated 5 years ago
- A wishbone controlled scope for FPGA's☆85Updated last year
- Yosys Plugins☆22Updated 6 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 8 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- VHDL library 4 FPGAs☆182Updated last week
- Scratchpad repository for the 100-day FPGA challenge☆14Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- Virtual Development Board☆64Updated 4 years ago
- ☆61Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆154Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆43Updated 9 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Updated 8 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago