laanwj / yosys-ice-experiments
Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain
☆13Updated 9 years ago
Alternatives and similar repositories for yosys-ice-experiments:
Users that are interested in yosys-ice-experiments are comparing it to the libraries listed below
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Yosys Plugins☆21Updated 5 years ago
- ☆58Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆19Updated 11 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 4 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 9 years ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Tools for FPGA development.☆44Updated last year
- OpenFPGA☆33Updated 6 years ago
- iDEA FPGA Soft Processor☆14Updated 8 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- XC2064 bitstream documentation☆16Updated 6 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- A wishbone controlled scope for FPGA's☆74Updated last year
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago
- ☆36Updated 9 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Example code in Verilog for the Blackice II FPGA☆27Updated 5 years ago