SMB784 / SQRL_quickstartLinks
Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs
☆69Updated 4 years ago
Alternatives and similar repositories for SQRL_quickstart
Users that are interested in SQRL_quickstart are comparing it to the libraries listed below
Sorting:
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- Small footprint and configurable JESD204B core☆50Updated 2 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆100Updated this week
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- VHDL library 4 FPGAs☆182Updated this week
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated 2 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆22Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- PCIe analyzer experiments☆63Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last week
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- CoreScore☆171Updated last month