SMB784 / SQRL_quickstart
Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs
☆65Updated 3 years ago
Alternatives and similar repositories for SQRL_quickstart:
Users that are interested in SQRL_quickstart are comparing it to the libraries listed below
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆61Updated 11 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- Ultimate ECP5 development board☆104Updated 5 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆105Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 4 months ago
- PCIe analyzer experiments☆52Updated 4 years ago
- Small footprint and configurable SPI core☆41Updated 2 months ago
- FPGA USB stack written in LiteX☆126Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated last year
- ☆45Updated 2 years ago
- ☆106Updated 2 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆64Updated 5 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆79Updated last year
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Board definitions for Amaranth HDL☆110Updated last month
- Nitro USB FPGA core☆84Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 8 months ago
- ☆22Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆87Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated 3 weeks ago
- A wishbone controlled scope for FPGA's☆77Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated 2 months ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆22Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 4 years ago