SMB784 / SQRL_quickstart
Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs
☆66Updated 3 years ago
Alternatives and similar repositories for SQRL_quickstart:
Users that are interested in SQRL_quickstart are comparing it to the libraries listed below
- LiteX development baseboards arround the SQRL Acorn.☆62Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆70Updated 10 months ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- A basic Soft(Gate)ware Defined Radio architecture☆82Updated last year
- Extensible FPGA control platform☆59Updated last year
- PCIe analyzer experiments☆52Updated 4 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆48Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- ☆22Updated 3 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Updated 4 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆41Updated 4 years ago
- ☆45Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆76Updated 3 years ago
- Small footprint and configurable SPI core☆41Updated 3 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Small footprint and configurable JESD204B core☆42Updated 3 months ago
- ☆45Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆166Updated last year
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆89Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- FPGA USB stack written in LiteX☆126Updated 2 years ago