SMB784 / SQRL_quickstartLinks
Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs
☆69Updated 4 years ago
Alternatives and similar repositories for SQRL_quickstart
Users that are interested in SQRL_quickstart are comparing it to the libraries listed below
Sorting:
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 8 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- VHDL library 4 FPGAs☆181Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 5 months ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Small footprint and configurable JESD204B core☆49Updated last month
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated last month
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- A wishbone controlled scope for FPGA's☆85Updated last year
- Public repository for Litefury & Nitefury☆306Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- PCIe analyzer experiments☆63Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago