SMB784 / SQRL_quickstartLinks
Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs
☆69Updated 3 years ago
Alternatives and similar repositories for SQRL_quickstart
Users that are interested in SQRL_quickstart are comparing it to the libraries listed below
Sorting:
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- Small footprint and configurable SPI core☆45Updated last week
- VHDL library 4 FPGAs☆181Updated last week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Small footprint and configurable JESD204B core☆47Updated last week
- Ultimate ECP5 development board☆114Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Board definitions for Amaranth HDL☆120Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 4 months ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆190Updated last week
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated this week
- Nitro USB FPGA core☆86Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- CoreScore☆164Updated 2 months ago
- PCIe analyzer experiments☆62Updated 5 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆51Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆119Updated 4 years ago
- Public repository for Litefury & Nitefury☆301Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year