ydnatag / nmigen-cocotbLinks
cocotb extension for nMigen
☆17Updated 3 years ago
Alternatives and similar repositories for nmigen-cocotb
Users that are interested in nmigen-cocotb are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆93Updated 10 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- Virtual development board for HDL design☆42Updated 2 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- ☆39Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 3 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆62Updated last week
- Small footprint and configurable HyperBus core☆12Updated 3 years ago
- ☆34Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Experimental flows using nextpnr for Xilinx devices☆49Updated last month
- 妖刀夢渡☆59Updated 6 years ago
- Prefix tree adder space exploration library☆57Updated 8 months ago