ydnatag / nmigen-cocotbLinks
cocotb extension for nMigen
β17Updated 3 years ago
Alternatives and similar repositories for nmigen-cocotb
Users that are interested in nmigen-cocotb are comparing it to the libraries listed below
Sorting:
- This repository contains iCEBreaker examples for Amaranth HDL.β39Updated 2 years ago
- π₯ Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.β32Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDLβ32Updated last year
- RISC-V Processor written in Amaranth HDLβ39Updated 4 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stanβ¦β55Updated last month
- Virtual development board for HDL designβ42Updated 2 years ago
- assorted library of utility cores for amaranth HDLβ102Updated last year
- A configurable USB 2.0 device coreβ32Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB coresβ53Updated 2 years ago
- β22Updated 3 years ago
- A padring generator for ASICsβ25Updated 2 years ago
- Examples and design pattern for VHDL verificationβ15Updated 9 years ago
- Specification of the Wishbone SoC Interconnect Architectureβ51Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdlβ45Updated 8 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentationβ32Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boardsβ47Updated this week
- π Zoomable Waveform viewer for the Webβ43Updated 5 years ago
- β34Updated 5 years ago
- Gate-level visualization generator for SKY130-based chip designs.β20Updated 4 years ago
- System on Chip toolkit for Amaranth HDLβ98Updated 2 weeks ago
- System on Chip toolkit for nMigenβ19Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 featuresβ32Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the β¦β59Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIeβ102Updated 2 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.β10Updated 7 years ago
- User-friendly explanation of Yosys optionsβ113Updated 4 years ago
- an inverter drawn in magic with makefile to simulateβ27Updated 3 years ago
- VHDLproc is a VHDL preprocessorβ24Updated 3 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic projectβ18Updated 3 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interfaceβ13Updated 8 years ago