cocotb extension for nMigen
☆17Feb 26, 2022Updated 4 years ago
Alternatives and similar repositories for nmigen-cocotb
Users that are interested in nmigen-cocotb are comparing it to the libraries listed below
Sorting:
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Updated this week
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆100Feb 24, 2026Updated last week
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Jul 28, 2025Updated 7 months ago
- Nitro E1 FPGA core☆13Apr 30, 2024Updated last year
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆52Jan 31, 2019Updated 7 years ago
- Awesome projects using the Amaranth HDL☆19Feb 6, 2025Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- ☆14Aug 27, 2020Updated 5 years ago
- Kicad Library to pretify your schematic with pride flags.☆16Nov 13, 2022Updated 3 years ago
- ☆37Sep 19, 2024Updated last year
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- an experimental SDR platform☆44Feb 8, 2023Updated 3 years ago
- Python interface for cross-calling with HDL☆47Updated this week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆50Feb 19, 2026Updated last week
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 4 years ago
- chipy hdl☆17Apr 5, 2018Updated 7 years ago
- ☆44Mar 12, 2025Updated 11 months ago