FPGA4HEP / course_materialLinks
☆35Updated 6 years ago
Alternatives and similar repositories for course_material
Users that are interested in course_material are comparing it to the libraries listed below
Sorting:
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆57Updated last month
- PYNQ Composabe Overlays☆73Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆109Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Updated 4 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- ☆12Updated 5 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- ☆109Updated 6 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Updated last year
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 4 years ago
- ☆30Updated 6 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 6 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- ☆28Updated 7 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- ☆91Updated 5 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆39Updated 5 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆101Updated 2 weeks ago
- ☆64Updated 5 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆68Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- Next generation CGRA generator☆118Updated this week
- Open-Source HLS Examples for Microchip FPGAs☆49Updated last month
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago