☆35Sep 12, 2019Updated 6 years ago
Alternatives and similar repositories for course_material
Users that are interested in course_material are comparing it to the libraries listed below
Sorting:
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 5 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 6 months ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- ☆19Mar 11, 2026Updated last week
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- Successfully training approximations to full-rank matrices for efficiency in deep learning.☆17Jan 5, 2021Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆53Mar 14, 2023Updated 3 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Mar 5, 2026Updated 2 weeks ago
- Paper list on model compression and acceleration☆26Jun 4, 2019Updated 6 years ago
- ☆17Mar 2, 2021Updated 5 years ago
- Machine learning on FPGAs using HLS☆1,862Updated this week
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- Tutorial notebooks for hls4ml☆419Updated this week
- IPbus Builder Tool☆15Mar 5, 2026Updated 2 weeks ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Feb 4, 2026Updated last month
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆25Jan 7, 2026Updated 2 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆27Jun 18, 2020Updated 5 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 4 years ago
- Code to accompany "Weightless Neural Networks for Efficient Edge Inference", PACT 2022☆22Nov 15, 2022Updated 3 years ago
- ☆16Oct 29, 2021Updated 4 years ago
- Basic tools and wrappers for enabling not-too-alien syntax when running columnar Collider HEP analysis.☆143Mar 13, 2026Updated last week
- ☆32Jan 10, 2022Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Oct 3, 2018Updated 7 years ago
- ☆19Dec 18, 2024Updated last year
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Dec 18, 2024Updated last year