FPGA4HEP / course_materialLinks
☆35Updated 6 years ago
Alternatives and similar repositories for course_material
Users that are interested in course_material are comparing it to the libraries listed below
Sorting:
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆100Updated last year
- Fast inference of Boosted Decision Trees in FPGAs☆57Updated this week
- PYNQ Composabe Overlays☆73Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated last week
- Open-Source HLS Examples for Microchip FPGAs☆48Updated 3 months ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- ☆28Updated 7 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Updated 10 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆64Updated 6 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- ☆12Updated 5 years ago
- ☆109Updated 6 years ago
- ☆30Updated 6 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆48Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆60Updated 5 years ago
- Next generation CGRA generator☆115Updated last week
- Caffe to VHDL☆68Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- Resource Utilization and Latency Estimation for ML on FPGA.☆15Updated last month