FPGA4HEP / course_materialLinks
☆34Updated 5 years ago
Alternatives and similar repositories for course_material
Users that are interested in course_material are comparing it to the libraries listed below
Sorting:
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- Fast inference of Boosted Decision Trees in FPGAs☆55Updated 2 weeks ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- ☆30Updated 6 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- PYNQ Composabe Overlays☆73Updated last year
- PYNQ Bootcamp 2019-2024 teaching materials.☆48Updated 8 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆60Updated 5 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆33Updated last month
- Open-Source HLS Examples for Microchip FPGAs☆46Updated last month
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- ☆28Updated 7 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Networking Overlay on PYNQ☆49Updated 6 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- ☆108Updated 6 years ago
- ☆23Updated 2 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- NeuraLUT-Assemble☆40Updated 2 weeks ago