FPGA4HEP / course_material
☆35Updated 5 years ago
Alternatives and similar repositories for course_material:
Users that are interested in course_material are comparing it to the libraries listed below
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆27Updated 4 years ago
- ☆83Updated 7 months ago
- Introductory examples for using PYNQ with Alveo☆49Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆52Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Models and examples built with hls4ml☆12Updated 4 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆17Updated last week
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆70Updated 2 months ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- ☆27Updated 5 years ago
- ☆12Updated 4 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆38Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- ☆56Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆18Updated 9 months ago
- Open-Source HLS Examples for Microchip FPGAs☆41Updated last month
- PYNQ Composabe Overlays☆70Updated 7 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- PYNQ Bootcamp 2019-2024 teaching materials.☆47Updated last month
- IPbus Builder Tool☆13Updated this week
- ☆18Updated 3 years ago
- ☆22Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆10Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆13Updated 2 weeks ago
- openHMC - an open source Hybrid Memory Cube Controller☆45Updated 8 years ago
- CNN accelerator☆27Updated 7 years ago