FPGA4HEP / course_materialLinks
☆34Updated 5 years ago
Alternatives and similar repositories for course_material
Users that are interested in course_material are comparing it to the libraries listed below
Sorting:
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆54Updated 3 weeks ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- PYNQ Composabe Overlays☆73Updated last year
- ☆94Updated last year
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆30Updated 2 months ago
- ☆29Updated 6 years ago
- IPbus Builder Tool☆13Updated this week
- ☆58Updated 5 years ago
- ☆12Updated 5 years ago
- ☆40Updated 5 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆45Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Resource Utilization and Latency Estimation for ML on FPGA.☆12Updated 3 weeks ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆11Updated 6 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆60Updated 6 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated last week
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆41Updated last month
- Algorithmic C Machine Learning Library☆25Updated 6 months ago
- ☆23Updated 2 years ago