KastnerRG / Tunable-TDCLinks
☆11Updated 2 years ago
Alternatives and similar repositories for Tunable-TDC
Users that are interested in Tunable-TDC are comparing it to the libraries listed below
Sorting:
- All Digital Phase-Locked Loop (ADPLL)☆13Updated last year
- Source files to reproduce the results shown for A-QED at DAC 2020☆8Updated 4 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 4 years ago
- SonicBOOM Spectre Attacks☆8Updated 4 years ago
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆13Updated 4 years ago
- Developing Smith Waterman accelerators on F1 instances using 1st CLaaS☆12Updated 2 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆18Updated 2 years ago
- Running Linux on IOb-SoC-OpenCryptoHW☆14Updated 11 months ago
- SMT Attack☆21Updated 4 years ago
- ☆12Updated 10 months ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- RISC-V fast interrupt controller☆25Updated 3 weeks ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Updated 4 years ago
- ☆20Updated 2 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 weeks ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- Side-channel analysis setup for OpenTitan☆35Updated last month
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆106Updated 2 months ago
- An open-source UCIe implementation developed at UC Berkeley.☆15Updated last year
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆15Updated 2 years ago
- ☆63Updated 2 months ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆13Updated last year
- ☆19Updated last month
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆11Updated 3 years ago
- Demo: how to create a custom EBRICK☆21Updated 7 months ago
- ☆11Updated 2 years ago
- ☆16Updated last month
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago