KastnerRG / Tunable-TDCLinks
☆11Updated 2 years ago
Alternatives and similar repositories for Tunable-TDC
Users that are interested in Tunable-TDC are comparing it to the libraries listed below
Sorting:
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 4 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- Source files to reproduce the results shown for A-QED at DAC 2020☆8Updated 4 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Updated 4 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆45Updated 10 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆67Updated 9 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- Pure digital components of a UCIe controller☆63Updated last week
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last year
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- A demo system for Ibex including debug support and some peripherals☆71Updated 2 weeks ago
- SMT Attack☆21Updated 4 years ago
- An open-source custom cache generator.☆34Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- SonicBOOM Spectre Attacks☆8Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Chisel implementation of AES☆23Updated 5 years ago
- Verilog based BCH encoder/decoder☆120Updated 2 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆43Updated 2 years ago
- HW Design Collateral for Caliptra RoT IP☆96Updated this week
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆13Updated 4 years ago
- Side-channel analysis setup for OpenTitan☆34Updated 3 weeks ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month