necst / ciceroView external linksLinks
An accelerator to which you can offload RE matching
☆14Dec 22, 2024Updated last year
Alternatives and similar repositories for cicero
Users that are interested in cicero are comparing it to the libraries listed below
Sorting:
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- A research shell for Alveo V80☆24Dec 17, 2025Updated last month
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- ☆28Jul 9, 2025Updated 7 months ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- High-performance automata-processing engines are traditionally evaluated using a limited set of regular expression rulesets. While regula…☆35Nov 20, 2023Updated 2 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆23Apr 27, 2023Updated 2 years ago
- Alkali is a MLIR-based compiler infrastructure for SmartNICs. It allows developers to write target-independent programs, with the compile…☆25Sep 28, 2025Updated 4 months ago
- ☆19Nov 21, 2022Updated 3 years ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- VHDL functional blocks with their simulations and test sequences☆20Jan 26, 2026Updated 2 weeks ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆34Nov 3, 2025Updated 3 months ago
- ☆22Sep 16, 2021Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Jun 18, 2020Updated 5 years ago
- SYCL Reference Manual☆30Jan 29, 2026Updated 2 weeks ago
- ☆33Nov 24, 2025Updated 2 months ago
- ☆24Dec 1, 2020Updated 5 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆57Updated this week
- ☆36Sep 6, 2013Updated 12 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- VASim is a virtual homogeneous non-deterministic finite automata automata simulator and transformation tool. VASim can parse, transform, …☆36May 17, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆10Oct 18, 2024Updated last year
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- VHDL sources for a BT.656 to axi4-stream converter☆11Mar 20, 2023Updated 2 years ago
- ☆12Apr 15, 2025Updated 9 months ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Jan 15, 2026Updated 3 weeks ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆11Aug 1, 2024Updated last year