Alternatives and similar repositories for cho:

Users that are interested in cho are comparing it to the libraries listed below

• fpga-opencl-benchmarks / rodinia_fpga
  Rodinia Benchmark Suite for OpenCL-based FPGAs
  ☆30Updated last year
• adwaitjog / mafia
  MAFIA: Multiple Application Framework for GPU architectures
  ☆25Updated 3 years ago
• KastnerRG / spector
  Spector: An OpenCL FPGA Benchmark Suite
  ☆44Updated 5 years ago
• maltanar / spmv-vector-cache
  A Vector Caching Scheme for Streaming FPGA SpMV Accelerators
  ☆10Updated 9 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆62Updated last year
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆85Updated 3 months ago
• CMU-SAFARI / SMASH
  SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…
  ☆15Updated 4 years ago
• Xilinx / xacc
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆20Updated last week
• NUCAR-DEV / Hetero-Mark
  A Benchmark Suite for Heterogeneous System Computation
  ☆53Updated 3 months ago
• spcl / SMI
  Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
  ☆16Updated 2 years ago
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 5 months ago
• CMU-SAFARI / Mosaic
  Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…
  ☆42Updated 6 years ago
• fpgasystems / doppiodb
  doppioDB - A hardware accelerated database
  ☆48Updated 7 years ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆38Updated last month
• sstsimulator / sst-macro
  SST Macro Element Library
  ☆35Updated 3 months ago
• CMU-SAFARI / MemBen
  Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …
  ☆19Updated 4 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆38Updated last year
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 4 months ago
• fpgasystems / caribou
  Caribou: Distributed Smart Storage built with FPGAs
  ☆64Updated 6 years ago
• sstsimulator / sst-tutorials
  Tutorial Material from the SST Team
  ☆19Updated 8 months ago
• StanfordVLSI / Genesis2
  A home for Genesis2 sources.
  ☆39Updated last week
• aakahlow / gem5Valid_Haswell
  ☆18Updated 4 years ago
• OCT-FPGA / OCT-Tutorials
  ☆27Updated 3 months ago
• fpgasystems / fpga-hyperloglog
  FPGA-based HyperLogLog Accelerator
  ☆12Updated 4 years ago
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆76Updated 4 years ago
• cavazos-lab / PolyBench-ACC
  ☆59Updated 3 months ago
• CMU-SAFARI / GenStore
  GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…
  ☆12Updated 2 years ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆98Updated last year
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆119Updated 10 years ago
• pannotia / pannotia
  Pannotia v0.9 is a suite of OpenCL graph applications
  ☆23Updated 7 years ago