IT302 / cho
CHO is a benchmark suite for OpenCL FPGA Accelerators
☆19Updated 7 years ago
Alternatives and similar repositories for cho
Users that are interested in cho are comparing it to the libraries listed below
Sorting:
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆27Updated 3 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆91Updated last month
- A Benchmark Suite for Heterogeneous System Computation☆53Updated 2 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆49Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated this week
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated last month
- The Shang high-level synthesis framework☆119Updated 10 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 8 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆73Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- The OpenPiton Platform☆28Updated last year
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆41Updated this week