IT302 / cho
CHO is a benchmark suite for OpenCL FPGA Accelerators
☆19Updated 7 years ago
Alternatives and similar repositories for cho:
Users that are interested in cho are comparing it to the libraries listed below
- Memory System Microbenchmarks☆62Updated 2 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆89Updated last month
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week
- ☆19Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- Light weight threading library for gem5 syscall emulator (git mirror)☆16Updated 8 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 7 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 3 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆13Updated 3 years ago
- Intel Heterogeneous Research Compiler (iHRC)☆25Updated 2 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆47Updated 6 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- SST Macro Element Library☆37Updated last week
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- ☆18Updated 5 years ago
- Tutorial Material from the SST Team☆19Updated 11 months ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 7 months ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- ☆29Updated 6 months ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆46Updated 6 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago