IT302 / cho
CHO is a benchmark suite for OpenCL FPGA Accelerators
☆18Updated 7 years ago
Alternatives and similar repositories for cho:
Users that are interested in cho are comparing it to the libraries listed below
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated last year
- Memory System Microbenchmarks☆62Updated 2 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 3 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆87Updated this week
- The Shang high-level synthesis framework☆119Updated 10 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- doppioDB - A hardware accelerated database☆48Updated 7 years ago
- ☆53Updated 5 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- Light weight threading library for gem5 syscall emulator (git mirror)☆16Updated 8 years ago
- SST Macro Element Library☆37Updated last month
- ☆19Updated 4 years ago
- Tutorial Material from the SST Team☆19Updated 10 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆36Updated 3 weeks ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 6 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 4 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆44Updated 6 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆40Updated last week
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 7 months ago
- A Benchmark Suite for Heterogeneous System Computation☆53Updated last month
- Xilinx Modifications to Halide☆12Updated 3 years ago