IT302 / cho
CHO is a benchmark suite for OpenCL FPGA Accelerators
☆18Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for cho
- Memory System Microbenchmarks☆61Updated last year
- A Benchmark Suite for Heterogeneous System Computation☆52Updated 3 weeks ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- SST Macro Element Library☆34Updated last month
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆27Updated 2 months ago
- ☆47Updated 5 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 2 months ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 2 years ago
- doppioDB - A hardware accelerated database☆48Updated 7 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆29Updated 6 months ago
- Spector: An OpenCL FPGA Benchmark Suite☆43Updated 5 years ago
- ☆18Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 2 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated last month
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- The OpenDwarfs project provides a benchmark suite consisting of different computation/communication idioms, i.e., dwarfs, for state-of-ar…☆96Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- Pannotia v0.9 is a suite of OpenCL graph applications☆23Updated 7 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated this week
- BLAS implementation for Intel FPGA☆76Updated 4 years ago
- Public Release of Stream-Dataflow☆14Updated 5 years ago
- Chunky Loop Analyzer: A Polyhedral Representation Extraction Tool for High Level Programs☆23Updated last year
- A Specification and a Library for Data Exchange in Polyhedral Compilation Tools☆26Updated 4 months ago
- ☆37Updated this week