IT302 / choLinks
CHO is a benchmark suite for OpenCL FPGA Accelerators
☆19Updated 8 years ago
Alternatives and similar repositories for cho
Users that are interested in cho are comparing it to the libraries listed below
Sorting:
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated 5 months ago
- SST Macro Element Library☆36Updated last month
- ☆63Updated last year
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 6 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆28Updated 3 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated last year
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆17Updated 5 years ago
- The OpenDwarfs project provides a benchmark suite consisting of different computation/communication idioms, i.e., dwarfs, for state-of-ar…☆98Updated 6 years ago
- A Benchmark Suite for Heterogeneous System Computation☆54Updated 10 months ago
- Memory System Microbenchmarks☆65Updated 2 years ago
- Tutorial Material from the SST Team☆25Updated 4 months ago
- Pannotia v0.9 is a suite of OpenCL graph applications☆24Updated 8 years ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Updated 6 years ago
- ☆68Updated 6 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆50Updated 7 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Updated 6 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 2 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 10 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆184Updated this week
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- Nanos6 is a runtime that implements the OmpSs-2 parallel programming model, developed by the System Tools and Advanced Runtimes (STAR) gr…☆22Updated 6 months ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆14Updated 5 years ago
- ☆27Updated 6 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 5 years ago
- Performance Prediction Toolkit☆54Updated 3 months ago
- Set of OpenCL microbenchmarks☆29Updated last month
- SST Architectural Simulation Components and Libraries☆110Updated this week
- ☆35Updated last month
- GPTPU for SC 2021☆52Updated 2 years ago