erickerrigan / protoip

Related projects: ⓘ

• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆19Updated last month
• drichmond / HOPS
  Synthesizable Higher-Order Functions (Patterns) for C++
  ☆16Updated 5 years ago
• enjoy-digital / xtrx_julia
  XTRX LiteX/LitePCIe based design for Julia Computing
  ☆23Updated 6 months ago
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆14Updated 4 months ago
• phanrahan / mantle
  mantle library
  ☆42Updated last year
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆12Updated 2 weeks ago
• lewiz-support / LMAC_CORE1
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆16Updated last year
• maltevesper / JetStream-hardware
  ☆22Updated 8 years ago
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆20Updated 4 years ago
• t-crest / reconfig
  Hardware and script files related to dynamic partial reconfiguration
  ☆9Updated 6 years ago
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated 10 months ago
• stillwater-sc / hpr-blas
  High-Performance Reproducible BLAS using posit arithmetic
  ☆12Updated 2 years ago
• space-tudelft / cacd
  Space CACD
  ☆12Updated 4 years ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated 11 months ago
• hadirkhan10 / caravel_ibtida_soc
  ☆10Updated 3 years ago
• phanrahan / magmathon
  Magma Hackathon
  ☆11Updated 4 years ago
• thesourcerer8 / OpenSourceTCAD
  Easy access to OpenSource TCAD Tools
  ☆38Updated last year
• tukl-msd / finance.zynqpricer.hls
  Heston implementation for Zynq with Vivado HLS
  ☆14Updated 9 years ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆34Updated 5 years ago
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆35Updated 5 years ago
• yuguen / hint
  High-level synthesis Integer library
  ☆9Updated 2 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆32Updated 6 years ago
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated last year
• campera-es / ces_util_lib
  CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules
  ☆11Updated 2 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 2 years ago
• chiggs / oc_jpegencode
  Fork of OpenCores jpegencode with Cocotb testbench
  ☆42Updated 9 years ago
• FelixWinterstein / LEAP-HLS
  Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework
  ☆11Updated 8 years ago
• StanfordAHA / CGRAFlow
  Integration test for entire CGRA flow
  ☆12Updated 4 years ago