Alternatives and similar repositories for protoip

Users that are interested in protoip are comparing it to the libraries listed below

• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆21Updated 11 months ago
• tukl-msd / finance.zynqpricer.hls
  Heston implementation for Zynq with Vivado HLS
  ☆16Updated 10 years ago
• cloudxcc / Arduissimo
  Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).
  ☆21Updated 5 years ago
• SiLab-Bonn / basil
  A data acquisition framework in Python and Verilog.
  ☆42Updated 2 months ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆36Updated 6 years ago
• drichmond / HOPS
  Synthesizable Higher-Order Functions (Patterns) for C++
  ☆17Updated 6 years ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆29Updated 2 years ago
• opalkelly-opensource / design-resources
  A collection of Opal Kelly provided design resources
  ☆17Updated 4 months ago
• strath-sdr / rfsoc_studio
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆32Updated 2 years ago
• bgottschall / reloc
  Designing Relocatable FPGA Partitions with Vivado Design Suite
  ☆10Updated 7 years ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆111Updated last week
• lewiz-support / LMAC_CORE1
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆17Updated 2 years ago
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• chiggs / oc_jpegencode
  Fork of OpenCores jpegencode with Cocotb testbench
  ☆46Updated 9 years ago
• benreynwar / fpga-sdrlib
  Verilog modules for software-defined radio.
  ☆18Updated 12 years ago
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆37Updated 6 years ago
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 3 years ago
• campera-es / ces_util_lib
  CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules
  ☆11Updated 3 years ago
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆27Updated 9 months ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆33Updated 6 years ago
• Architech-Silica / Zynq-Configuration-Controller
  A configuration controller solution allowing a Zynq device to configure downstream FPGAs
  ☆14Updated 9 years ago
• enjoy-digital / xtrx_julia
  XTRX LiteX/LitePCIe based design for Julia Computing
  ☆26Updated last year
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆63Updated 3 weeks ago
• aeste / aemb
  Multi-threaded 32-bit embedded core family.
  ☆24Updated 13 years ago
• hVHDL / hVHDL_fixed_point
  VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …
  ☆23Updated 2 weeks ago
• SymbioticEDA / getting-started-FV
  ☆18Updated 4 years ago
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated last year
• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆20Updated 5 years ago
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated last year
• fpgadeveloper / ethernet96
  Ethernet Mezzanine Card for the Ultra96
  ☆14Updated last year