erickerrigan / protoipLinks
IP prototyping in FPGA hardware
☆18Updated 6 years ago
Alternatives and similar repositories for protoip
Users that are interested in protoip are comparing it to the libraries listed below
Sorting:
- Heston implementation for Zynq with Vivado HLS☆16Updated 10 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆26Updated last year
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆13Updated 9 years ago
- Hardware and script files related to dynamic partial reconfiguration☆9Updated 7 years ago
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Updated 7 years ago
- Analog Circuit Simulator☆21Updated 10 months ago
- Making Lattice SensAI work properly on tinyVision products☆11Updated 2 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Updated 6 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- ☆19Updated 3 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- Verilog for Julia☆51Updated 8 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- Zynq PR Management☆13Updated 9 years ago
- A collection of Opal Kelly provided design resources☆16Updated 4 months ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- Verification Utilities for MyHDL☆17Updated last year
- Ethernet Mezzanine Card for the Ultra96☆14Updated last year
- mantle library☆44Updated 2 years ago