IP prototyping in FPGA hardware
☆18Aug 28, 2018Updated 8 years ago
Alternatives and similar repositories for protoip
Users that are interested in protoip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark of QP solvers for Optimal Control☆20Nov 20, 2018Updated 7 years ago
- real-time Proximal Gradient Method for linear MPC☆11Jan 18, 2019Updated 7 years ago
- A Python Interior Point Optimization Solver☆13Jan 29, 2014Updated 12 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- Cookiecutter template to get you quickly started with an ESP32-based webserver project.☆15Dec 12, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- ☆18Aug 3, 2026Updated 2 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- JESD204B core for Migen/MiSoC☆37May 5, 2021Updated 5 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- FPGA and Digital ASIC Build System☆87Updated this week
- Mehrotra's Predictor-Corrector Interior Point Method☆14Nov 29, 2015Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Xilinx Contest Kshitij 2019☆19May 31, 2023Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆23Dec 17, 2015Updated 10 years ago
- Top level for the November shuttle☆13Nov 20, 2021Updated 4 years ago
- ☆14May 8, 2026Updated 5 months ago
- prebuilt configurations for docker-rpm-builder☆11Feb 5, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Sep 16, 2020Updated 6 years ago
- Cobo Vault developer Documents☆13Mar 17, 2021Updated 5 years ago
- Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory☆14Feb 28, 2014Updated 12 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 11 years ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- PCB files for Adafruit QT Py ESP32-S2☆11Mar 29, 2022Updated 4 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- ☆12Oct 3, 2026Updated 3 weeks ago
- Analysis and design tools for control systems.☆11Nov 4, 2019Updated 6 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year