Alternatives and similar repositories for protoip

Users that are interested in protoip are comparing it to the libraries listed below

• t-crest / reconfig
  Hardware and script files related to dynamic partial reconfiguration
  ☆9Updated 7 years ago
• tukl-msd / finance.zynqpricer.hls
  Heston implementation for Zynq with Vivado HLS
  ☆16Updated 9 years ago
• Xyce / Xyce_Regression
  The test suite for the Xyce Parallel Electronic Simulator
  ☆4Updated this week
• cloudxcc / Arduissimo
  Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).
  ☆21Updated 5 years ago
• tinyvision-ai-inc / tinyVision_sensai
  Making Lattice SensAI work properly on tinyVision products
  ☆11Updated 2 years ago
• drichmond / HOPS
  Synthesizable Higher-Order Functions (Patterns) for C++
  ☆17Updated 6 years ago
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆27Updated 7 months ago
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• interplanetary-robot / Verilog.jl
  Verilog for Julia
  ☆51Updated 8 years ago
• enjoy-digital / xtrx_julia
  XTRX LiteX/LitePCIe based design for Julia Computing
  ☆26Updated last year
• Architech-Silica / Zynq-Configuration-Controller
  A configuration controller solution allowing a Zynq device to configure downstream FPGAs
  ☆14Updated 9 years ago
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆37Updated 5 years ago
• stillwater-sc / hpr-blas
  High-Performance Reproducible BLAS using posit arithmetic
  ☆12Updated 3 years ago
• strath-sdr / rfsoc_studio
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆32Updated 2 years ago
• timurkelin / simsimd
  Development and simulation framework for Application Specific Vector Processor
  ☆13Updated 5 years ago
• AEW2015 / PYNQ_PR_Overlay
  Adding PR to the PYNQ Overlay
  ☆17Updated 8 years ago
• Open-RFlab / octave-openems-hll
  openEMS High-level layer
  ☆19Updated 3 months ago
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆21Updated 9 months ago
• fpgadeveloper / ethernet96
  Ethernet Mezzanine Card for the Ultra96
  ☆14Updated last year
• fpgadeveloper / zc706-axi-dma
  Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory
  ☆13Updated 11 years ago
• maltevesper / JetStream-hardware
  ☆22Updated 8 years ago
• szellmann / burst
  A C++ template library for FPGAs on top of Xilinx Vivado HLS
  ☆14Updated 8 years ago
• magro732 / OpenRIO
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆33Updated 7 years ago
• AEW2015 / fpga-colab
  FPGA examples on Google Colab
  ☆22Updated last year
• JennySmith888 / 100GBE-PYNQ
  ☆19Updated 3 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆36Updated 6 years ago
• sinara-hw / RFSOC-AMC
  AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications
  ☆39Updated 2 years ago
• bgottschall / reloc
  Designing Relocatable FPGA Partitions with Vivado Design Suite
  ☆10Updated 7 years ago
• casalebrunet / pynq_dma
  PYNQ DMA benchmark project
  ☆12Updated 8 years ago