erickerrigan / protoipLinks
IP prototyping in FPGA hardware
☆18Updated 7 years ago
Alternatives and similar repositories for protoip
Users that are interested in protoip are comparing it to the libraries listed below
Sorting:
- For mosbius.org website☆29Updated 4 months ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Updated 7 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- Analog Circuit Simulator☆25Updated last year
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 7 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆42Updated 3 years ago
- The source code for the XTRX FPGA image☆17Updated 3 years ago
- This repository contain source code for ngspice and ghdl integration☆33Updated 11 months ago
- mantle library☆44Updated 3 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- A collection of Opal Kelly provided design resources☆17Updated last month
- Heston implementation for Zynq with Vivado HLS☆16Updated 10 years ago
- Making Lattice SensAI work properly on tinyVision products☆12Updated 3 years ago
- Top level CedarEDA integration package☆27Updated last year
- Magma Hackathon☆12Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Updated 2 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 13 years ago
- A data acquisition framework in Python and Verilog.☆42Updated 2 weeks ago
- ☆46Updated last month
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 6 months ago
- Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory☆14Updated 11 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- Introduction to Chip Design☆47Updated 2 months ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Updated 10 years ago
- FuseSoc Verification Automation☆22Updated 3 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆34Updated 2 years ago