erickerrigan / protoip

Related projects ⓘ

Alternatives and complementary repositories for protoip

• t-crest / reconfig
  Hardware and script files related to dynamic partial reconfiguration
  ☆9Updated 6 years ago
• drichmond / HOPS
  Synthesizable Higher-Order Functions (Patterns) for C++
  ☆16Updated 6 years ago
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆21Updated 4 years ago
• phanrahan / mantle
  mantle library
  ☆42Updated last year
• AEW2015 / PYNQ_PR_Overlay
  Adding PR to the PYNQ Overlay
  ☆17Updated 7 years ago
• aeste / aemb
  Multi-threaded 32-bit embedded core family.
  ☆23Updated 12 years ago
• fpgadeveloper / ethernet96
  Ethernet Mezzanine Card for the Ultra96
  ☆14Updated last year
• devbisme / pygmyhdl
  MyHDL hardware design language encased in the tasty PygMyHDL wrapper.
  ☆19Updated last year
• maltevesper / JetStream-hardware
  ☆22Updated 8 years ago
• m-kru / fsva
  FuseSoc Verification Automation
  ☆21Updated 2 years ago
• interplanetary-robot / Verilog.jl
  Verilog for Julia
  ☆48Updated 7 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆33Updated 6 years ago
• cloudxcc / Arduissimo
  Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).
  ☆19Updated 4 years ago
• adamjvr / ZyncMV
  ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC
  ☆19Updated 7 years ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆28Updated last week
• Kirill888 / parallella-fpga-dummy-io
  Sample minimal Vivado project for Parallella FPGA
  ☆43Updated 8 years ago
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated last year
• lewiz-support / LMAC_CORE1
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆16Updated last year
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆20Updated last month
• PyHDI / ipgen
  IP-core package generator for AXI4/Avalon
  ☆21Updated 5 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆17Updated 11 months ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆53Updated this week
• enjoy-digital / xtrx_julia
  XTRX LiteX/LitePCIe based design for Julia Computing
  ☆24Updated 8 months ago
• tukl-msd / finance.zynqpricer.hls
  Heston implementation for Zynq with Vivado HLS
  ☆15Updated 9 years ago
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated last year
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆35Updated 5 years ago
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 3 years ago
• hVHDL / hVHDL_fixed_point
  VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …
  ☆22Updated last week