antmicro / verilator-old-archived

Related projects ⓘ

Alternatives and complementary repositories for verilator-old-archived

• pezy-computing / pzbcm
  Basic Common Modules
  ☆34Updated last week
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆40Updated 6 years ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆56Updated last week
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆23Updated last year
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆20Updated last year
• pulp-platform / neureka
  2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
  ☆19Updated last month
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆28Updated last week
• FPGA-Research-Manchester / zynq-ultrascale-readback-capture
  This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…
  ☆14Updated 5 years ago
• pulp-platform / axi_llc
  ☆21Updated 2 months ago
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• AI-Vector-Accelerator / ava-core
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆30Updated 3 years ago
• TUM-LIS / lisnoc
  LIS Network-on-Chip Implementation
  ☆29Updated 8 years ago
• pulp-platform / redmule
  ☆36Updated 2 weeks ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆31Updated last year
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆27Updated 6 months ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆24Updated last year
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆17Updated 2 years ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• SLink-Protocol / S-Link
  An Open Source Link Protocol and Controller
  ☆23Updated 3 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆22Updated 4 years ago
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆79Updated last month
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆36Updated last month
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆46Updated this week
• semidynamics / OpenVectorInterface
  Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
  ☆33Updated 2 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆29Updated 3 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 5 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• ucb-bar / nvdla-wrapper
  Wraps the NVDLA project for Chipyard integration
  ☆19Updated 8 months ago
• b224hisl / rioschip
  ☆33Updated 2 years ago