antmicro / verilator-old-archivedLinks
☆22Updated 2 years ago
Alternatives and similar repositories for verilator-old-archived
Users that are interested in verilator-old-archived are comparing it to the libraries listed below
Sorting:
- Basic Common Modules☆46Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 2 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆28Updated last month
- SCARV: a side-channel hardened RISC-V platform☆28Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 5 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- FPGA tool performance profiling☆104Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 8 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Intel Compiler for SystemC☆26Updated 2 years ago
- ☆28Updated 9 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- ☆89Updated last week
- Debuggable hardware generator☆70Updated 2 years ago
- ☆87Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- CMake based hardware build system☆35Updated last week