☆21Mar 5, 2023Updated 3 years ago
Alternatives and similar repositories for verilator-old-archived
Users that are interested in verilator-old-archived are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 疲労困憊していても書ける優しいプログラミング言語のコンパイラ☆11Dec 25, 2025Updated 5 months ago
- A Rust compiler backend focused on compilation speed.☆16Sep 8, 2022Updated 3 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Custom error type of nom to improve accuracy of error position☆12Mar 23, 2023Updated 3 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Jun 7, 2026Updated last week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 6 years ago
- Github Copilot-like LSP code completion server with local LLM powered by llama.cpp☆21Mar 11, 2024Updated 2 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- ☆14Nov 24, 2025Updated 6 months ago
- provides Rust interface of fetching youtube live chat comments☆11Dec 16, 2024Updated last year
- where is that project root?☆16Nov 30, 2023Updated 2 years ago
- ☆12Dec 31, 2020Updated 5 years ago
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- A language server for TableGen and a VSCode extension☆31Updated this week
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 2 months ago
- A toy C Compiler implemented by Rust.☆19Feb 4, 2023Updated 3 years ago
- ☆19Dec 15, 2022Updated 3 years ago
- 無料で使える、声を作れるテキスト読み上げソフトウェア、SHAREVOXのコア☆15Aug 30, 2023Updated 2 years ago
- Abstraction Layer of ChromiumOS development☆50Mar 19, 2026Updated 2 months ago
- All About HDL☆39Aug 21, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 7 months ago
- ☆17Sep 5, 2025Updated 9 months ago
- Rust wrapper of libtracecmd☆26Nov 2, 2023Updated 2 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- CN separation logic refinement type system for C☆51Updated this week
- ☆17Nov 7, 2024Updated last year
- rust bindings for blender via extism☆17Feb 3, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- My dotfiles for macOS and NixOS.☆17Jun 5, 2026Updated last week
- Peak sidelobe (PSL) level of binary sequences research kit. Mirror of gitlab repo: https://gitlab.com/Gluttton/PslRK .☆15Apr 15, 2023Updated 3 years ago
- Transform Doxygen to Rustdoc☆22May 28, 2024Updated 2 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- A library to generate a SIMD code for AVX-512/SVE from a given function string.☆21Jan 20, 2022Updated 4 years ago