antmicro / verilator-old-archived
☆22Updated last year
Alternatives and similar repositories for verilator-old-archived:
Users that are interested in verilator-old-archived are comparing it to the libraries listed below
- Basic Common Modules☆37Updated 2 months ago
- SystemVerilog language server client for Visual Studio Code☆20Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆44Updated last month
- The multi-core cluster of a PULP system.☆69Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- A Rocket-based RISC-V superscalar in-order core☆29Updated 2 weeks ago
- Synthesisable SIMT-style RISC-V GPGPU☆31Updated last week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Intel Compiler for SystemC☆24Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 4 months ago
- ☆42Updated this week
- Chisel Cheatsheet☆32Updated last year
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆21Updated 8 years ago
- ☆15Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆28Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆31Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 4 months ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 4 years ago
- Simple UVM environment for experimenting with Verilator.☆17Updated last month
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- A SystemVerilog source file pickler.☆54Updated 4 months ago