dubcyfor3 / Prosperity
The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
☆26Updated 3 months ago
Alternatives and similar repositories for Prosperity:
Users that are interested in Prosperity are comparing it to the libraries listed below
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆10Updated 2 months ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆10Updated last month
- ☆15Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆26Updated last year
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated last year
- ☆56Updated this week
- A bit-level sparsity-awared multiply-accumulate process element.☆15Updated 10 months ago
- ☆34Updated 4 years ago
- ☆33Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆26Updated 7 months ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 3 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆86Updated 8 months ago
- ☆12Updated last year
- ☆45Updated 3 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆13Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 weeks ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆40Updated last year
- ☆18Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- ViTALiTy (HPCA'23) Code Repository☆22Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆14Updated 3 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆30Updated 11 months ago
- Torch2Chip (MLSys, 2024)☆51Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month
- A general framework for optimizing DNN dataflow on systolic array☆35Updated 4 years ago
- [HPCA24] Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator☆27Updated 3 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated last month