dubcyfor3 / Prosperity
The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
☆22Updated 2 months ago
Alternatives and similar repositories for Prosperity:
Users that are interested in Prosperity are comparing it to the libraries listed below
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆10Updated 3 weeks ago
- ☆53Updated 2 weeks ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated last year
- ☆26Updated 3 months ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆10Updated last week
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆83Updated 7 months ago
- ☆32Updated 4 years ago
- ☆18Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆29Updated 10 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆30Updated this week
- ☆23Updated 3 months ago
- ViTALiTy (HPCA'23) Code Repository☆21Updated 2 years ago
- ☆39Updated 8 months ago
- ☆43Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- Implementation of Microscaling data formats in SystemVerilog.☆15Updated 7 months ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 8 months ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- ☆28Updated 3 years ago
- ☆15Updated 10 months ago
- ☆12Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆49Updated 2 weeks ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 8 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆38Updated last year