black-parrot-hdk / zynq-parrotLinks
BlackParrot on Zynq
☆41Updated 3 months ago
Alternatives and similar repositories for zynq-parrot
Users that are interested in zynq-parrot are comparing it to the libraries listed below
Sorting:
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- ☆58Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- General Purpose AXI Direct Memory Access☆50Updated last year
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- PCI Express controller model☆57Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- A simple DDR3 memory controller☆55Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- ☆75Updated 10 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆61Updated 4 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- SystemC training aimed at TLM.☆29Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- RISC-V Verification Interface☆92Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- ☆28Updated 4 years ago