BlackParrot on Zynq
☆52Feb 11, 2026Updated 3 weeks ago
Alternatives and similar repositories for zynq-parrot
Users that are interested in zynq-parrot are comparing it to the libraries listed below
Sorting:
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- ☆12Apr 15, 2025Updated 10 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆12Feb 20, 2026Updated 2 weeks ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- ☆34Feb 17, 2026Updated 3 weeks ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- ☆14Nov 30, 2023Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 4 months ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Mar 2, 2026Updated last week
- ☆17Apr 25, 2024Updated last year
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated 2 weeks ago
- ☆36Jan 21, 2021Updated 5 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated 2 weeks ago
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆17Jan 11, 2025Updated last year
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated 2 months ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated last month
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 2 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- Hardware Description Language Translator☆18Feb 28, 2026Updated last week
- ☆26Updated this week
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆24Apr 27, 2023Updated 2 years ago