AES-128 Encryption
☆11Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for aes-128_pipelined_encryption
Users that are interested in aes-128_pipelined_encryption are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆19Dec 16, 2017Updated 8 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆36Dec 10, 2021Updated 4 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 8 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆24Apr 15, 2021Updated 5 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 4 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Ledger Donjon CTF 2020☆17Nov 16, 2021Updated 4 years ago
- USB 1.1 PHY☆12Jul 17, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 3 years ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- SystemVerilog for Verification A Guide to Learning the Testbench Language Features Third Edition中文翻译☆22Jan 10, 2022Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Modular base building add-on for Bohemia Interactive's ArmA 3☆12Aug 20, 2016Updated 10 years ago
- ☆18Sep 2, 2020Updated 6 years ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆17Apr 2, 2025Updated last year
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆467Dec 29, 2025Updated 9 months ago
- Command-line utility to return Zotero record field values given a Zotero select link, an item key, or even just a file attachment☆10Dec 23, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago
- Educational 16-bit MIPS Processor☆17Feb 16, 2019Updated 7 years ago