freecores / aes-128_pipelined_encryptionView external linksLinks
AES-128 Encryption
☆10Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for aes-128_pipelined_encryption
Users that are interested in aes-128_pipelined_encryption are comparing it to the libraries listed below
Sorting:
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆17Dec 16, 2017Updated 8 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 4 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 7 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- ☆27Feb 27, 2021Updated 4 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆25Mar 21, 2022Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- ☆37Feb 9, 2026Updated last week
- ☆11May 31, 2016Updated 9 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- UNTESTED Reaver-WPS command-line for Android. Not proven to work with bcm4329 chipset based phones, but should probably do on bcm4330. RE…☆13May 17, 2014Updated 11 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- Buildroot customized for Xuantie™ RISC-V CPU☆47Jan 17, 2022Updated 4 years ago
- ☆12Aug 7, 2025Updated 6 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- ☆10Aug 15, 2019Updated 6 years ago