TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.
☆17Oct 24, 2021Updated 4 years ago
Alternatives and similar repositories for Physical-Design-of-ASICs
Users that are interested in Physical-Design-of-ASICs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Innovus backend scripts☆15Jun 20, 2022Updated 4 years ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆19May 28, 2021Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆125Feb 22, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆18Dec 1, 2023Updated 2 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆16Jun 26, 2026Updated last week
- The simulator for the Next-Generation Championship in Branch Prediction (CBP-NG)☆38Apr 24, 2026Updated 2 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Synopsys Design compiler, VCS and Tetra-MAX☆20May 29, 2018Updated 8 years ago
- Implementation of our paper "Global Localization in Large-scale Point Clouds via Roll-pitch-yaw Invariant Place Recognition and Low-overl…☆10Nov 25, 2023Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆40Mar 25, 2020Updated 6 years ago
- Jupyter notebook to generate fully formatted IEEE papers☆33Aug 10, 2018Updated 7 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆104Jan 12, 2021Updated 5 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆66Jun 25, 2024Updated 2 years ago
- Light C++11 graph library☆13Sep 16, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 6 years ago
- Official implementation of ECCV 2024 paper: "Event-based Mosaicing Bundle Adjustment"☆14Mar 12, 2025Updated last year
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆56Apr 9, 2026Updated 3 months ago
- This repo contains a renode setup for the stm32 discovery kit☆47Mar 21, 2024Updated 2 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 8 months ago
- Introductory course for Perl 5 through examples, geared towards VLSI engineers☆52Oct 1, 2020Updated 5 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆93Jun 12, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆23Jun 1, 2025Updated last year
- ☆47Feb 6, 2025Updated last year
- ☆13Jul 10, 2024Updated last year
- Sum-Product Networks (SPNs) for Robust Automatic Speaker Identification.☆11Aug 30, 2020Updated 5 years ago
- Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.☆12Sep 29, 2022Updated 3 years ago
- Original DVS128 Gesture Dataset in PyTorch☆14Jun 6, 2023Updated 3 years ago
- Lossless compression using Probabilistic Circuits☆16Mar 10, 2022Updated 4 years ago