TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.
☆17Oct 24, 2021Updated 4 years ago
Alternatives and similar repositories for Physical-Design-of-ASICs
Users that are interested in Physical-Design-of-ASICs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Innovus backend scripts☆14Jun 20, 2022Updated 3 years ago
- cadence flow for genus and innovus with UPF added.☆17Jul 3, 2021Updated 4 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- RTL to GDS via Cadence Tools☆17May 17, 2022Updated 4 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆19May 28, 2021Updated 5 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 11 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Introductory course into static timing analysis (STA).☆108Jul 6, 2025Updated 11 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- The complete code is available here with all files except Config folder. To run the project in your system visit the tutorial and watch t…☆26Feb 26, 2024Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- Tensor Belief Propagation - algorithm for approximate inference in discrete graphical models☆12Feb 17, 2020Updated 6 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 6 years ago
- Official implementation of ECCV 2024 paper: "Event-based Mosaicing Bundle Adjustment"☆14Mar 12, 2025Updated last year
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆56Apr 9, 2026Updated 2 months ago
- This repo contains a renode setup for the stm32 discovery kit☆47Mar 21, 2024Updated 2 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 7 months ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆91Jun 12, 2023Updated 3 years ago
- ☆23Jun 1, 2025Updated last year
- ☆13Jul 10, 2024Updated last year
- Sum-Product Networks (SPNs) for Robust Automatic Speaker Identification.☆11Aug 30, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.☆12Sep 29, 2022Updated 3 years ago
- Original DVS128 Gesture Dataset in PyTorch☆14Jun 6, 2023Updated 3 years ago
- Lossless compression using Probabilistic Circuits☆16Mar 10, 2022Updated 4 years ago
- [WSDM 2023] This is the official PyTorch implementation for the paper: "Directed Acyclic Graph Factorization Machines for CTR Prediction …☆18Mar 5, 2023Updated 3 years ago
- Scalable Neural-Probabilistic Answer Set Programming☆18May 23, 2024Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago
- Directions for installing ICC compiler on Travis CI☆50Jan 25, 2020Updated 6 years ago