prashanthjonna / Physical-Design-of-ASICsLinks
TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.
☆14Updated 3 years ago
Alternatives and similar repositories for Physical-Design-of-ASICs
Users that are interested in Physical-Design-of-ASICs are comparing it to the libraries listed below
Sorting:
- Repository for system verilog labs from cadence☆13Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- A RISC-V processor in system verilog☆13Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆11Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- RISC-V Verification Interface☆100Updated 2 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆46Updated 4 years ago
- A simple implementation of a UART modem in Verilog.☆148Updated 3 years ago
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- Basic RISC-V Test SoC☆139Updated 6 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆73Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆10Updated 5 years ago
- This is a detailed SystemVerilog course☆113Updated 5 months ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆32Updated 6 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆112Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Hardware and Software Co-design implementations☆14Updated 5 years ago
- Verilog digital signal processing components☆148Updated 2 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 10 years ago
- All digital PLL☆28Updated 7 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- few python scripts to clone all IP cores from opencores.org☆24Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆45Updated last year