prashanthjonna / Physical-Design-of-ASICsLinks
TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.
☆15Updated 3 years ago
Alternatives and similar repositories for Physical-Design-of-ASICs
Users that are interested in Physical-Design-of-ASICs are comparing it to the libraries listed below
Sorting:
- Repository for system verilog labs from cadence☆13Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆76Updated 3 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆32Updated 6 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆49Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆13Updated 4 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Open Source VLSI Tools☆19Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆84Updated last year
- General Purpose AXI Direct Memory Access☆59Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆109Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- A RISC-V processor in system verilog☆13Updated 5 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆26Updated 2 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆175Updated 10 months ago
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆38Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago