TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.
☆17Oct 24, 2021Updated 4 years ago
Alternatives and similar repositories for Physical-Design-of-ASICs
Users that are interested in Physical-Design-of-ASICs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Innovus backend scripts☆13Jun 20, 2022Updated 3 years ago
- cadence flow for genus and innovus with UPF added.☆16Jul 3, 2021Updated 4 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 4 years ago
- RTL to GDS via Cadence Tools☆17May 17, 2022Updated 3 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆113Feb 22, 2024Updated 2 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆15Dec 1, 2023Updated 2 years ago
- The simulator for the Next-Generation Championship in Branch Prediction (CBP-NG)☆35Apr 24, 2026Updated 2 weeks ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- Apple Music decryption tool, based on zhaarey/apple-music-alac-atmos-downloader☆18Jun 25, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- WSL Ubuntu Dotfiles☆29Dec 1, 2023Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- Introductory course into static timing analysis (STA).☆107Jul 6, 2025Updated 10 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆37Mar 25, 2020Updated 6 years ago
- The complete code is available here with all files except Config folder. To run the project in your system visit the tutorial and watch t…☆28Feb 26, 2024Updated 2 years ago
- Jupyter notebook to generate fully formatted IEEE papers☆33Aug 10, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆103Jan 12, 2021Updated 5 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆41Jun 27, 2021Updated 4 years ago
- Light C++11 graph library☆13Sep 16, 2021Updated 4 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 5 years ago
- Official implementation of ECCV 2024 paper: "Event-based Mosaicing Bundle Adjustment"☆13Mar 12, 2025Updated last year
- All Digital Phase-Locked Loop☆13May 22, 2023Updated 2 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆57Apr 9, 2026Updated last month
- This repo contains a renode setup for the stm32 discovery kit☆45Mar 21, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆31Nov 8, 2025Updated 6 months ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- Introductory course for Perl 5 through examples, geared towards VLSI engineers☆52Oct 1, 2020Updated 5 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆86Jun 12, 2023Updated 2 years ago
- ☆21Jun 1, 2025Updated 11 months ago
- ☆45Feb 6, 2025Updated last year