prashanthjonna / Physical-Design-of-ASICsView external linksLinks
TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.
☆17Oct 24, 2021Updated 4 years ago
Alternatives and similar repositories for Physical-Design-of-ASICs
Users that are interested in Physical-Design-of-ASICs are comparing it to the libraries listed below
Sorting:
- cadence flow for genus and innovus with UPF added.☆16Jul 3, 2021Updated 4 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Jun 9, 2021Updated 4 years ago
- RTL to GDS via Cadence Tools☆16May 17, 2022Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆103Feb 22, 2024Updated last year
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Amperka ROS robot.☆11Aug 22, 2022Updated 3 years ago
- Простейшая VGA-видеокарта на Atmega168-20.☆10Apr 4, 2020Updated 5 years ago
- Studica Open Source ROS for VMX☆10Jan 12, 2022Updated 4 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 7 months ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- Original DVS128 Gesture Dataset in PyTorch☆13Jun 6, 2023Updated 2 years ago
- esphomelib is a framework for using your ESP8266/ESP32 devices with Home Assistant☆15Dec 15, 2018Updated 7 years ago
- IEEE Executive project for the year 2021-2022☆10Nov 22, 2022Updated 3 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆10Jan 10, 2022Updated 4 years ago
- Eurobot 2019 robot's firmware☆11Jul 23, 2019Updated 6 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- Assembly samples for stm32☆10Apr 5, 2020Updated 5 years ago
- ☆14May 31, 2022Updated 3 years ago
- Official implementation of ECCV 2024 paper: "Event-based Mosaicing Bundle Adjustment"☆12Mar 12, 2025Updated 11 months ago
- Augmenting engineering workflows with Probabilistic Machine Learning☆10Feb 9, 2026Updated last week
- Schemes of Elbrus processors architecture☆11Sep 9, 2021Updated 4 years ago
- Python 3 drivers for HDC1080/HDC1000 for the Raspberry Pi☆10Dec 16, 2018Updated 7 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- TouchGFX on ILI9341 through FSMC☆11Jul 9, 2023Updated 2 years ago
- Low-level Rust support for STM32 microcontrollers☆10Aug 25, 2015Updated 10 years ago
- ☆13Feb 6, 2022Updated 4 years ago
- Example of a full DC synthesis script for a simple design☆13Feb 25, 2019Updated 6 years ago
- Sum-Product Networks (SPNs) for Robust Automatic Speaker Identification.☆11Aug 30, 2020Updated 5 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆12Dec 12, 2021Updated 4 years ago
- Some info and soft for LDS01RR Lidar☆16Jan 24, 2026Updated 3 weeks ago
- ☆11Aug 9, 2016Updated 9 years ago
- Can't think of your new repo name?☆11Jun 18, 2022Updated 3 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆27Nov 8, 2025Updated 3 months ago
- Golang client for hunter.io☆10Feb 11, 2022Updated 4 years ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- Tensor Belief Propagation - algorithm for approximate inference in discrete graphical models☆12Feb 17, 2020Updated 6 years ago