prashanthjonna / Physical-Design-of-ASICs
TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.
☆13Updated 3 years ago
Alternatives and similar repositories for Physical-Design-of-ASICs
Users that are interested in Physical-Design-of-ASICs are comparing it to the libraries listed below
Sorting:
- Repository for system verilog labs from cadence☆12Updated 5 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆10Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆68Updated 4 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- This is a tutorial on standard digital design flow☆77Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆101Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆67Updated 5 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆59Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- This is a detailed SystemVerilog course☆100Updated 2 months ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Basic RISC-V Test SoC☆122Updated 6 years ago
- Introductory course into static timing analysis (STA).☆94Updated 3 weeks ago