TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.
☆17Oct 24, 2021Updated 4 years ago
Alternatives and similar repositories for Physical-Design-of-ASICs
Users that are interested in Physical-Design-of-ASICs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Innovus backend scripts☆16Jun 20, 2022Updated 4 years ago
- cadence flow for genus and innovus with UPF added.☆17Jul 3, 2021Updated 5 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆21May 28, 2021Updated 5 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆19Dec 1, 2023Updated 2 years ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆34Jul 25, 2023Updated 3 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Aug 31, 2026Updated last week
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆133Feb 22, 2024Updated 2 years ago
- A web app that lively plots data from a Firebase Realtime Database node, thanks to plotly.js☆15Dec 17, 2018Updated 7 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆70Jun 25, 2024Updated 2 years ago
- IEEE Executive project for the year 2021-2022☆12Nov 22, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The GitHub repository containing all resources used in the 4th Data Prefetching Championship (DPC4), co-located with HPCA 2026.☆16Aug 20, 2026Updated 2 weeks ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Apple Music decryption tool, based on zhaarey/apple-music-alac-atmos-downloader☆17Jun 25, 2024Updated 2 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆16Jul 14, 2019Updated 7 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- WSL Ubuntu Dotfiles☆29Dec 1, 2023Updated 2 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- Introductory course into static timing analysis (STA).☆113Jul 6, 2025Updated last year
- The complete code is available here with all files except Config folder. To run the project in your system visit the tutorial and watch t…☆27Feb 26, 2024Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- Implementation of our paper "Global Localization in Large-scale Point Clouds via Roll-pitch-yaw Invariant Place Recognition and Low-overl…☆10Nov 25, 2023Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆48Dec 24, 2018Updated 7 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- Jupyter notebook to generate fully formatted IEEE papers☆33Aug 10, 2018Updated 8 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆105Jan 12, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆43Jun 27, 2021Updated 5 years ago
- The simulator for the Next-Generation Championship in Branch Prediction (CBP-NG)☆44Apr 24, 2026Updated 4 months ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆26Jan 27, 2023Updated 3 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆36May 20, 2020Updated 6 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 7 years ago