Alternatives and similar repositories for tt10-verilog-template

Users that are interested in tt10-verilog-template are comparing it to the libraries listed below

• HDLForBeginners / Examples
  ☆115Updated 2 years ago
• TinyTapeout / tt06-verilog-template
  Submission template for Tiny Tapeout 6 - Verilog HDL Projects
  ☆35Updated last year
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated last week
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆86Updated this week
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆225Updated 10 months ago
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆159Updated last year
• TinyTapeout / tt-support-tools
  Tiny Tapeout project build tools + chip integration scripts
  ☆28Updated 3 weeks ago
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆160Updated last year
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆370Updated 10 months ago
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆85Updated 2 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆368Updated 2 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆101Updated last month
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆189Updated 3 weeks ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆183Updated this week
• merldsu / RISCV_Single_Cycle_Core
  This repository contains the design files of RISC-V Single Cycle Core
  ☆71Updated 2 years ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆111Updated last year
• chipfoundry / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆326Updated last month
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆109Updated 3 weeks ago
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆244Updated this week
• olofk / corescore
  CoreScore
  ☆171Updated last month
• TinyTapeout / analog-virtualbox-vm-sky130a
  Virtual Machine for analog with the open source Sky130A PDK
  ☆63Updated 2 months ago
• TinyTapeout / tt03-submission-template
  Submission template for Tiny Tapeout 03
  ☆22Updated 2 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated this week
• leonow32 / verilog-fpga
  Many peripherals in Verilog ready to use
  ☆41Updated last year
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆118Updated 4 years ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆194Updated 3 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆93Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆151Updated last month
• HDLForBeginners / Toolbox
  ☆77Updated last year
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆55Updated 2 years ago