Alternatives and similar repositories for tt10-verilog-template

Users that are interested in tt10-verilog-template are comparing it to the libraries listed below

• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆159Updated last year
• chipfoundry / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆321Updated 2 weeks ago
• TinyTapeout / tt06-verilog-template
  Submission template for Tiny Tapeout 6 - Verilog HDL Projects
  ☆34Updated last year
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆224Updated 9 months ago
• HDLForBeginners / Examples
  ☆114Updated 2 years ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated this week
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆369Updated 9 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆366Updated 2 years ago
• TinyTapeout / tt-support-tools
  Tiny Tapeout project build tools + chip integration scripts
  ☆28Updated this week
• sifferman / fusesoc_template
  Example of how to get started with olofk/fusesoc.
  ☆18Updated 4 years ago
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆160Updated last year
• leonow32 / verilog-fpga
  Many peripherals in Verilog ready to use
  ☆40Updated 11 months ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆102Updated 2 weeks ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆192Updated 3 months ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆175Updated this week
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆86Updated this week
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆189Updated this week
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆216Updated this week
• bluecmd / learn-sky130
  Learning to do things with the Skywater 130nm process
  ☆89Updated 5 years ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆112Updated last year
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆143Updated 8 months ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆111Updated last year
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆162Updated 4 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆129Updated 2 months ago
• google / sky90fd-pdk
  ☆122Updated 2 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆81Updated 2 years ago
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆81Updated 2 months ago
• nandland / getting-started-with-fpgas
  Verilog and VHDL for book
  ☆118Updated 2 years ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆118Updated 4 years ago
• merldsu / RISCV_Single_Cycle_Core
  This repository contains the design files of RISC-V Single Cycle Core
  ☆66Updated 2 years ago