Alternatives and similar repositories for tt10-verilog-template

Users that are interested in tt10-verilog-template are comparing it to the libraries listed below

• chipfoundry / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆329Updated last month
• TinyTapeout / tt06-verilog-template
  Submission template for Tiny Tapeout 6 - Verilog HDL Projects
  ☆35Updated last year
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆112Updated last year
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆227Updated 11 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆375Updated 2 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆189Updated last week
• bluecmd / learn-sky130
  Learning to do things with the Skywater 130nm process
  ☆90Updated 5 years ago
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆268Updated this week
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆187Updated last year
• olofk / corescore
  CoreScore
  ☆171Updated 2 months ago
• HDLForBeginners / Examples
  ☆117Updated 2 years ago
• nandland / getting-started-with-fpgas
  Verilog and VHDL for book
  ☆127Updated 2 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆101Updated last month
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆159Updated last year
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆104Updated 7 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated last week
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆86Updated this week
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆118Updated 4 years ago
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆376Updated 11 months ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆114Updated last year
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆196Updated this week
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆161Updated last year
• bmurmann / Book-on-MOS-stages
  Book repository "Analysis and Design of Elementary MOS Amplifier Stages"
  ☆375Updated last month
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆168Updated 4 years ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆177Updated last week
• sifferman / fusesoc_template
  Example of how to get started with olofk/fusesoc.
  ☆19Updated 4 years ago
• HDLForBeginners / Toolbox
  ☆77Updated last year
• google / sky90fd-pdk
  ☆122Updated 2 years ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆193Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆320Updated 11 months ago