TinyTapeout / tt10-verilog-templateLinks
Submission template for Tiny Tapeout 10 - Verilog HDL Projects
☆25Updated 2 months ago
Alternatives and similar repositories for tt10-verilog-template
Users that are interested in tt10-verilog-template are comparing it to the libraries listed below
Sorting:
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆25Updated last week
- Example LED blinking project for your FPGA dev board of choice☆184Updated 2 weeks ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆109Updated last year
- ☆104Updated 2 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆34Updated last year
- Silicon Layout Wizard☆182Updated this week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆71Updated 3 weeks ago
- Example of how to get started with olofk/fusesoc.☆17Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆62Updated 4 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆19Updated last year
- Waveform Viewer Extension for VScode☆262Updated last week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆157Updated last year
- Learning to do things with the Skywater 130nm process☆84Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- ☆73Updated last year
- Arduino compatible Risc-V Based SOC☆156Updated last year
- Nix flake for openXC7☆41Updated 5 months ago
- https://caravel-user-project.readthedocs.io☆218Updated 7 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 7 months ago
- Virtual Machine for analog with the open source Sky130A PDK☆50Updated last month
- Fabric generator and CAD tools.☆198Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 3 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆116Updated 4 years ago
- ☆347Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆181Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- Verilog and VHDL for book☆105Updated last year
- VHDL library 4 FPGAs☆181Updated this week