TinyTapeout / tt10-verilog-template
Submission template for Tiny Tapeout 10 - Verilog HDL Projects
☆18Updated last month
Alternatives and similar repositories for tt10-verilog-template:
Users that are interested in tt10-verilog-template are comparing it to the libraries listed below
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆163Updated 2 weeks ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 5 months ago
- ☆92Updated last year
- Learning to do things with the Skywater 130nm process☆78Updated 4 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆47Updated 2 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆152Updated 3 weeks ago
- Control and Status Register map generator for HDL projects☆116Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆125Updated 3 years ago
- ☆110Updated last year
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- Simple 8-bit UART realization on Verilog HDL.☆101Updated 11 months ago
- Many peripherals in Verilog ready to use☆36Updated 3 months ago
- Waveform Viewer Extension for VScode☆137Updated this week
- Course material for a basic hands-on analog circuit design course with IC emphasis☆104Updated last week
- ☆319Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆53Updated 10 months ago
- Verilog digital signal processing components☆133Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated last week
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 10 months ago
- SystemVerilog Tutorial☆138Updated last month
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆46Updated last month
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 8 months ago
- An open-source HDL register code generator fast enough to run in real time.☆60Updated last week
- ☆77Updated 3 months ago
- OSVVM Documentation☆33Updated this week
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆32Updated 11 months ago
- Flexible VHDL library☆183Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆75Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆85Updated last year