Alternatives and similar repositories for riscv-simulator

Users that are interested in riscv-simulator are comparing it to the libraries listed below

• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆90Updated 4 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆53Updated 2 years ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆112Updated last month
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆92Updated 5 years ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆90Updated 7 years ago
• ultraembedded / core_uriscv
  Another tiny RISC-V implementation
  ☆59Updated 4 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆148Updated 10 years ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆141Updated last year
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆97Updated 4 months ago
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆75Updated 2 weeks ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆125Updated 6 years ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆110Updated last year
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆94Updated this week
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆65Updated 7 years ago
• srpoyrek / RISC-V
  Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…
  ☆35Updated 5 years ago
• nxbyte / ARM-LEGv8
  Verilog Implementation of an ARM LEGv8 CPU
  ☆109Updated 6 years ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆52Updated 4 years ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆81Updated 5 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆62Updated 3 months ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆101Updated 4 years ago
• martinriis / RISC-V-Vector-Processor
  256-bit vector processor based on the RISC-V vector (V) extension
  ☆30Updated 4 years ago
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆53Updated 5 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆110Updated 2 months ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆92Updated last year
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆70Updated 11 years ago
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆67Updated 3 months ago
• risclite / rv32m-multiplier-and-divider
  a multiplier&divider verilog RTL file for RV32M instructions
  ☆13Updated 5 years ago
• jborza / emuriscv
  RISC-V emulator in C
  ☆34Updated 4 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆69Updated 3 years ago
• PrincetonUniversity / piton-sw
  ☆19Updated 5 years ago