Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation
☆14Nov 28, 2019Updated 6 years ago
Alternatives and similar repositories for Montgomery1024
Users that are interested in Montgomery1024 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆29Mar 11, 2022Updated 4 years ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆20Apr 18, 2022Updated 4 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 12 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- VHDL implementation of RSA encryption/decryption using Montgomery modular multipliers☆24Apr 15, 2016Updated 10 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆12Jan 9, 2025Updated last year
- ☆29Feb 8, 2022Updated 4 years ago
- ☆21Feb 13, 2021Updated 5 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆13Jun 14, 2020Updated 6 years ago
- ☆10Jan 30, 2019Updated 7 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 12 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Pythia, for Solar Active Region Data Analysis☆15Aug 28, 2020Updated 6 years ago
- Verilog program☆16Jul 27, 2020Updated 6 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- ☆13Jul 31, 2020Updated 6 years ago
- Open-Channel Open-Way Flash Controller☆26Sep 10, 2021Updated 5 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 9 years ago
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- This is Computer Pointer(Mouse Arrow) Controller using Eye Gaze, A Machine Learning based Project☆16Jan 27, 2023Updated 3 years ago
- Implementation of basic and advance level Data Structures with some important algorithms for Education purposes, using C and C++. Contrib…☆10Jun 21, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Number theoretic transform☆10Feb 13, 2018Updated 8 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- Flexible Open-source workBench fOr Side-channel analysis (FOBOS)☆18Nov 19, 2025Updated 11 months ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- A very simple Pokemon Battle Simulator☆19Jun 22, 2026Updated 4 months ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆18Oct 25, 2017Updated 9 years ago
- Repository containing all notebooks and solution files of various competitions in which I participated☆17Dec 12, 2021Updated 4 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆12Oct 7, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- a hardware task scheduler design☆11Sep 14, 2022Updated 4 years ago
- ☆16Aug 6, 2022Updated 4 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 6 years ago
- AUT的 C++ 课程。课程的 homework 质量很高，每个 homework 相互独立结构简单，有完善的单元测试，非常适合用来学习 C++ 的编程。☆23Jun 14, 2024Updated 2 years ago
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆15Apr 8, 2026Updated 7 months ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
Are these results useful?