amstan / qoi-fpga
Quite OK Image FPGA Encoder and Decoder
☆19Updated last year
Alternatives and similar repositories for qoi-fpga:
Users that are interested in qoi-fpga are comparing it to the libraries listed below
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Tools for FPGA development.☆45Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆81Updated this week
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- ☆13Updated 3 years ago
- Virtual Development Board☆59Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆79Updated 4 years ago
- ☆59Updated 3 years ago
- ☆78Updated last year
- This is a circular buffer controller used in FPGA.☆33Updated 9 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆55Updated this week
- Wishbone interconnect utilities☆41Updated 3 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆72Updated 10 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆80Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆91Updated 8 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- Wishbone controlled I2C controllers☆49Updated 5 months ago
- Implementation of a circular queue in hardware using verilog.☆16Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆51Updated 5 years ago