amstan / qoi-fpgaLinks
Quite OK Image FPGA Encoder and Decoder
☆20Updated 2 years ago
Alternatives and similar repositories for qoi-fpga
Users that are interested in qoi-fpga are comparing it to the libraries listed below
Sorting:
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆56Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆64Updated last week
- Reusable Verilog 2005 components for FPGA designs☆46Updated 5 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 2 months ago
- ☆135Updated 8 months ago
- ☆14Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- A RISC-V CPU implementation☆13Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- Tools for FPGA development.☆48Updated this week
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆30Updated this week
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- Portable HyperRAM controller☆56Updated 8 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- Cyclone V bitstream reverse-engineering project☆126Updated last year
- CoreScore☆160Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆19Updated last month
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year