amstan / qoi-fpgaLinks
Quite OK Image FPGA Encoder and Decoder
☆19Updated 2 years ago
Alternatives and similar repositories for qoi-fpga
Users that are interested in qoi-fpga are comparing it to the libraries listed below
Sorting:
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆77Updated 11 months ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- ☆13Updated 3 years ago
- Another tiny RISC-V implementation☆55Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆57Updated this week
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆15Updated last week
- Demo projects for various Kintex FPGA boards☆59Updated 2 weeks ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- ☆34Updated 4 years ago
- Verilog wishbone components☆115Updated last year
- Tools for FPGA development.☆45Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- ☆132Updated 5 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆50Updated 2 years ago
- ☆16Updated 3 weeks ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year