amstan / qoi-fpgaLinks
Quite OK Image FPGA Encoder and Decoder
☆21Updated 2 years ago
Alternatives and similar repositories for qoi-fpga
Users that are interested in qoi-fpga are comparing it to the libraries listed below
Sorting:
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated 2 weeks ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Tools for FPGA development.☆48Updated last month
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 3 months ago
- Graphics demos☆111Updated last year
- A Risc-V SoC for Tiny Tapeout☆36Updated last week
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆21Updated 2 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆62Updated 3 months ago
- Miscellaneous ULX3S examples (advanced)☆79Updated 3 months ago
- Doom classic port to lightweight RISC‑V☆95Updated 3 years ago
- ☆15Updated 4 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- FPGA GPU design for DE1-SoC☆74Updated 3 years ago
- ☆14Updated 3 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 3 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆55Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- ☆136Updated 9 months ago
- A RISC-V CPU implementation☆14Updated 5 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆109Updated last year
- TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instrum…☆55Updated 10 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago