amstan / qoi-fpgaLinks
Quite OK Image FPGA Encoder and Decoder
☆24Updated 2 years ago
Alternatives and similar repositories for qoi-fpga
Users that are interested in qoi-fpga are comparing it to the libraries listed below
Sorting:
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆75Updated 2 weeks ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Updated this week
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- OpenGL 1.x implementation for FPGAs☆111Updated this week
- ☆14Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- FPGA GPU design for DE1-SoC☆73Updated 4 years ago
- ☆138Updated last year
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- CoreScore☆171Updated 2 months ago
- Another tiny RISC-V implementation☆64Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆43Updated last month
- A RISC-V CPU implementation☆15Updated 5 years ago
- Tools for FPGA development.☆49Updated 5 months ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆92Updated 5 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 7 months ago
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆40Updated 4 years ago
- Doom classic port to lightweight RISC‑V☆105Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆34Updated 7 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Exploring gate level simulation☆59Updated 8 months ago