merledu / vaquita
☆16Updated last month
Alternatives and similar repositories for vaquita:
Users that are interested in vaquita are comparing it to the libraries listed below
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated 11 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- ☆12Updated 3 weeks ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆12Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- Advanced Architecture Labs with CVA6☆58Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆19Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆62Updated 5 years ago
- ☆31Updated 5 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆27Updated 7 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆23Updated 6 years ago
- M-extension for RISC-V cores.☆30Updated 5 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆30Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆58Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆47Updated 3 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆56Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Complete tutorial code.☆19Updated 11 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- Simple cache design implementation in verilog☆44Updated last year
- Platform Level Interrupt Controller☆40Updated 11 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆74Updated this week
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆11Updated 3 years ago