☆18Oct 6, 2025Updated 7 months ago
Alternatives and similar repositories for vaquita
Users that are interested in vaquita are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆79Apr 29, 2026Updated last month
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 2 years ago
- Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…☆10Mar 15, 2023Updated 3 years ago
- Python base salary management system can store employees' data in a sqlite3 database. By selecting any employee record, it can send a sal…☆10May 30, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hello, GitHub fellows, thankyou for taking your time out to view my profile. Make sure to Star it :)☆14Jul 8, 2025Updated 10 months ago
- Programing-gifs is a web app that displays different gifs related to programming at random whenever page refreshed.☆13Jan 31, 2025Updated last year
- MediSync: Seamlessly manage hospital operations with Django, Docker, HTML, CSS, and JavaScript - a holistic healthcare solution. 🏥💻🔌☆16Apr 16, 2024Updated 2 years ago
- An Islamic Quotes web app that displays different Islamic Quotes at random whenever refreshed. Star if you liked.☆19Jun 8, 2024Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- LLM Agent for Hardware Description Language☆22Jun 7, 2025Updated 11 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 4 months ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- This project is the result of my introduction to software engineering course where our aim was to develop a transaction-based software.☆19Feb 4, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- BestRAG: A library for hybrid RAG, combining dense, sparse, and late interaction methods for efficient document storage and search.☆19Dec 31, 2024Updated last year
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- ☆13Dec 1, 2024Updated last year
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆35Jul 19, 2024Updated last year
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- ☆13May 30, 2025Updated 11 months ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆23Nov 21, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆15Mar 17, 2019Updated 7 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆15Apr 25, 2026Updated last month
- Quite OK Image FPGA Encoder and Decoder☆24May 20, 2023Updated 3 years ago
- This repository will help you to contribute open source on GitHub. It will cover all the steps you need to follow to do any kind of open …☆39Dec 9, 2025Updated 5 months ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated 3 weeks ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 2 months ago
- ☆23Apr 24, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆15May 20, 2020Updated 6 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 11 months ago
- ☆11Jan 9, 2021Updated 5 years ago
- ☆12May 8, 2022Updated 4 years ago
- Direct Access Memory for MPSoC☆13May 20, 2026Updated last week
- simulator for riscv instruction set☆25Sep 24, 2022Updated 3 years ago