☆18Oct 6, 2025Updated 11 months ago
Alternatives and similar repositories for vaquita
Users that are interested in vaquita are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆78Updated this week
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 3 years ago
- Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…☆10Mar 15, 2023Updated 3 years ago
- Hello, GitHub fellows, thankyou for taking your time out to view my profile. Make sure to Star it :)☆14Jul 8, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- GitHub-Shoutout is a web application that lets you win a chance to shout out by registering your username.☆10Nov 7, 2022Updated 3 years ago
- Python base salary management system can store employees' data in a sqlite3 database. By selecting any employee record, it can send a sal…☆11May 30, 2024Updated 2 years ago
- Programing-gifs is a web app that displays different gifs related to programming at random whenever page refreshed.☆13Jan 31, 2025Updated last year
- A web application which suggests user non-clickbait video on YouTube s. Easy to use.☆12May 11, 2023Updated 3 years ago
- An Islamic Quotes web app that displays different Islamic Quotes at random whenever refreshed. Star if you liked.☆18Jun 8, 2024Updated 2 years ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 8 months ago
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- This project is the result of my introduction to software engineering course where our aim was to develop a transaction-based software.☆19Feb 4, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 4 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- ☆13Dec 1, 2024Updated last year
- Quite OK image compression Verilog implementation☆24Nov 27, 2024Updated last year
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆48Sep 1, 2025Updated last year
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆37Jul 19, 2024Updated 2 years ago
- IEEE Executive project for the year 2021-2022☆13Nov 22, 2022Updated 3 years ago
- ☆13May 30, 2025Updated last year
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆25Nov 21, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆19Mar 17, 2019Updated 7 years ago
- Quite OK Image FPGA Encoder and Decoder☆25Aug 17, 2026Updated last month
- ☆15May 20, 2020Updated 6 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- ☆15Dec 9, 2025Updated 9 months ago
- ☆11Jan 9, 2021Updated 5 years ago
- ☆12May 8, 2022Updated 4 years ago
- simulator for riscv instruction set☆25Sep 24, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated last year
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated last month
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆29Jul 27, 2018Updated 8 years ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆33Jul 6, 2026Updated 2 months ago
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆22Jul 21, 2026Updated 2 months ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 3 years ago