☆18Oct 6, 2025Updated 9 months ago
Alternatives and similar repositories for vaquita
Users that are interested in vaquita are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆79Jun 26, 2026Updated last month
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 2 years ago
- Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…☆10Mar 15, 2023Updated 3 years ago
- Hello, GitHub fellows, thankyou for taking your time out to view my profile. Make sure to Star it :)☆14Jul 8, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GitHub-Shoutout is a web application that lets you win a chance to shout out by registering your username.☆10Nov 7, 2022Updated 3 years ago
- MediSync: Seamlessly manage hospital operations with Django, Docker, HTML, CSS, and JavaScript - a holistic healthcare solution. 🏥💻🔌☆16Apr 16, 2024Updated 2 years ago
- Programing-gifs is a web app that displays different gifs related to programming at random whenever page refreshed.☆13Jan 31, 2025Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- M-extension for RISC-V cores.☆32Nov 21, 2024Updated last year
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 6 months ago
- LLM Agent for Hardware Description Language☆23Jun 7, 2025Updated last year
- BestRAG: A library for hybrid RAG, combining dense, sparse, and late interaction methods for efficient document storage and search.☆19Dec 31, 2024Updated last year
- This project is the result of my introduction to software engineering course where our aim was to develop a transaction-based software.☆19Feb 4, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- ☆13Dec 1, 2024Updated last year
- Quite OK image compression Verilog implementation☆24Nov 27, 2024Updated last year
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Sep 1, 2025Updated 10 months ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆36Jul 19, 2024Updated 2 years ago
- ☆13Apr 25, 2025Updated last year
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- ☆13May 30, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆25Nov 21, 2020Updated 5 years ago
- This Python script uses the Playwright library to automate the submission of a survey form on a university portal. It logs in using the p…☆12Jul 9, 2023Updated 3 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆16Mar 17, 2019Updated 7 years ago
- This repository will help you to contribute open source on GitHub. It will cover all the steps you need to follow to do any kind of open …☆41Dec 9, 2025Updated 7 months ago
- Quite OK Image FPGA Encoder and Decoder☆24May 20, 2023Updated 3 years ago
- ☆15May 20, 2020Updated 6 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- ☆15Dec 9, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- ☆11Jan 9, 2021Updated 5 years ago
- ☆12May 8, 2022Updated 4 years ago
- simulator for riscv instruction set☆25Sep 24, 2022Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated last year
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆29Jul 27, 2018Updated 8 years ago