merledu / vaquitaLinks
☆18Updated last week
Alternatives and similar repositories for vaquita
Users that are interested in vaquita are comparing it to the libraries listed below
Sorting:
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- A Fast, Low-Overhead On-chip Network☆227Updated this week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆17Updated last year
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆214Updated last week
- ☆97Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆137Updated last month
- Advanced Architecture Labs with CVA6☆68Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated this week
- Unit tests generator for RVV 1.0☆90Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆77Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- RISC-V Verification Interface☆103Updated 3 months ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- An overview of TL-Verilog resources and projects☆82Updated 5 months ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated 3 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Updated 6 months ago
- A Chisel RTL generator for network-on-chip interconnects☆210Updated last month
- An energy-efficient RISC-V floating-point compute cluster.☆108Updated last week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago