Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.
☆74Nov 22, 2019Updated 6 years ago
Alternatives and similar repositories for Open_RegModel
Users that are interested in Open_RegModel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yet Another Simulation Architecture☆79Sep 17, 2020Updated 5 years ago
- UVM verification kits which uses YASA as simulation script☆17Dec 10, 2019Updated 6 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 5 years ago
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 4 months ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆21Mar 12, 2024Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- ☆75Jul 30, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- YAMM package repository☆32Mar 20, 2023Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆111Oct 31, 2023Updated 2 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- Code for the second edition of Advanced UVM.☆32Jan 28, 2017Updated 9 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- Novel GUI Based UVM Testbench Template Builder☆151Apr 14, 2021Updated 4 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- SystemRDL 2.0 language compiler front-end☆275Mar 8, 2026Updated 2 weeks ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- Awesome ASIC design verification☆344Feb 9, 2022Updated 4 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Feb 28, 2026Updated 3 weeks ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- ☆17Jun 5, 2024Updated last year
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago