zhajio1988 / Open_RegModelLinks
Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.
☆69Updated 5 years ago
Alternatives and similar repositories for Open_RegModel
Users that are interested in Open_RegModel are comparing it to the libraries listed below
Sorting:
- UVM Testbench For SystemVerilog Combinator Implementation☆55Updated 8 years ago
- UVM Generator☆45Updated last year
- amba3 apb/axi vip☆50Updated 10 years ago
- This is the repository for the IEEE version of the book☆66Updated 4 years ago
- JSON lib in Systemverilog☆43Updated 3 years ago
- UVM register utility generation by inputting xls table☆36Updated last year
- AMBA bus generator including AXI, AHB, and APB☆102Updated 3 years ago
- Generate UVM register model from compiled SystemRDL input☆57Updated 9 months ago
- SystemVerilog VIP for AMBA APB protocol☆75Updated 3 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- DOULOS Easier UVM Code Generator☆34Updated 8 years ago
- System verilog register model for uvm testbenches.☆19Updated 6 years ago
- ☆71Updated 3 years ago
- Yet Another Simulation Architecture☆74Updated 4 years ago
- round robin arbiter☆74Updated 10 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆101Updated last year
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆32Updated 5 years ago
- ☆36Updated 9 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆120Updated 7 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆34Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- UVM AHB VIP☆86Updated 7 months ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆31Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- UVM agents☆79Updated 8 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆143Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆101Updated 7 years ago
- Verification IP for APB protocol☆66Updated 4 years ago