Synopsys License patcher
☆47Sep 12, 2024Updated last year
Alternatives and similar repositories for SynopsysMonoSlayer
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Siemens/Mentor EDA software license generate and patch tool☆60Jun 13, 2026Updated 2 months ago
- There is segmentation fault of VCS which should be fixed.☆46Sep 19, 2023Updated 2 years ago
- A collection of license features from a varity of EDA vendors☆93Aug 8, 2026Updated 3 weeks ago
- Patch cadence products☆69Jul 7, 2026Updated last month
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆208Jan 28, 2026Updated 7 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- IBM LSF manual translation and practical experience☆31Jul 20, 2023Updated 3 years ago
- automatic-verilog based on vimscript☆291Oct 24, 2023Updated 2 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆57Apr 9, 2026Updated 4 months ago
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- CoralNPU behavior simulator based on MPACT-Sim☆27Jun 10, 2026Updated 2 months ago
- few python scripts to clone all IP cores from opencores.org☆31Jan 8, 2024Updated 2 years ago
- SystemVerilog、Verilog、UVM☆17Jun 23, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 5 years ago
- ☆26Jul 22, 2026Updated last month
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆39May 20, 2026Updated 3 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆35Aug 21, 2026Updated last week
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated last year
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A collection of gmid scripts and Data to plot various parameters needed for gm/id based design methodology using open source tools and Go…☆16Nov 4, 2025Updated 9 months ago
- ☆11Updated this week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- UNSUPPORTED INTERNAL toolchain builds☆49Feb 24, 2026Updated 6 months ago
- Framework to build general purpose distributed data platform in Azure Virtual Machines to support various platforms like Hadoop, Cassandr…☆20Nov 28, 2022Updated 3 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- SystemRDL 2.0 language compiler front-end☆282Apr 10, 2026Updated 4 months ago
- UVM Generator☆50May 9, 2024Updated 2 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- This is for uvm_tb_gen☆56Feb 13, 2025Updated last year
- ☆77Jul 30, 2021Updated 5 years ago