BinaryHackerLab / SynopsysMonoSlayer

Related projects: ⓘ

• xbwpc / EDA_FeatureColle
  A collection of license features from a varity of EDA vendors
  ☆45Updated last year
• mperov / fixSegfaultVCS
  There is segmentation fault of VCS which should be fixed.
  ☆26Updated last year
• cc-hook / sv_string
  ☆14Updated this week
• adki / gen_amba
  AMBA bus generator including AXI, AHB, and APB
  ☆87Updated 3 years ago
• wudayemen / gen_apb_file
  ☆60Updated 3 years ago
• zhajio1988 / Open_RegModel
  Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.
  ☆66Updated 4 years ago
• adki / DPI_Tutorial
  SystemVerilog Direct Programming Interface (DPI) Tutorial
  ☆43Updated 3 years ago
• zhouchuanrui / JSONinSV
  JSON lib in Systemverilog
  ☆42Updated 2 years ago
• mingzhang952 / uvm_auto
  uvm auto generator
  ☆22Updated 6 years ago
• BitOpenFPGA / arl
  lists of most popular repositories for most favoured programming languages (according to StackOverflow)
  ☆72Updated 3 years ago
• sunyata000 / PODES-M0O
  A VerilogHDL MCU Core based ARMv6 Cortex-M0
  ☆20Updated 4 years ago
• emwzq / example_uvm
  UVM实战随书源码
  ☆42Updated 5 years ago
• seabeam / yuu_register_productor
  UVM register utility generation by inputting xls table
  ☆33Updated last year
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆83Updated 10 months ago
• Practical-UVM-Step-By-Step / Practical-UVM-IEEE-Edition
  This is the repository for the IEEE version of the book
  ☆47Updated 3 years ago
• limerainne / Dockerize-EDA
  [WIP] Dockerize Synopsys/Cadence EDA tools
  ☆80Updated 5 years ago
• thuCGRA / SpinalHDL_Chinese_Doc
  Translated SpinalHDL-Doc(v1.7.2) into Chinese
  ☆46Updated last year
• hyf6661669 / Synopsys-Documents
  Some useful documents of Synopsys
  ☆41Updated 2 years ago
• hengfengzhang / soc
  soc integration script and integration smoke script
  ☆21Updated 2 years ago
• suisuisi / basic_systemverilog
  Must-have verilog systemverilog modules
  ☆23Updated 2 years ago
• freecores / dma_ahb
  AHB DMA 32 / 64 bits
  ☆48Updated 10 years ago
• seabeam / yuu_apb
  UVM APB VIP, part of AMBA3&AMBA4 feature supported
  ☆28Updated 4 years ago
• ptracton / AXI_BFM
  AXI4 BFM in Verilog
  ☆32Updated 7 years ago
• mbuesch / crcgen
  Generator for CRC HDL code (VHDL, Verilog, MyHDL)
  ☆27Updated 11 months ago
• OpenXiangShan / XS-Verilog-Library
  ☆35Updated 2 years ago
• hjking / uvm_gen
  UVM Generator
  ☆43Updated 4 months ago
• zion-group / VerilogCodingStyle
  ☆57Updated 4 years ago
• kunalg123 / icc2_workshop_collaterals
  This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…
  ☆26Updated 4 years ago
• jomonkjoy / Tool-Make-Script
  Synopsys Design compiler, VCS and Tetra-MAX
  ☆15Updated 6 years ago