BinaryHackerLab / SynopsysMonoSlayerLinks
Synopsys License patcher
☆37Updated last year
Alternatives and similar repositories for SynopsysMonoSlayer
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below
Sorting:
- A collection of license features from a varity of EDA vendors☆85Updated 5 months ago
- There is segmentation fault of VCS which should be fixed.☆42Updated 2 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Updated 6 years ago
- ☆65Updated 5 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- ☆75Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Updated 6 years ago
- AHB3-Lite Interconnect☆109Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆53Updated 2 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆192Updated last week
- Some useful documents of Synopsys☆96Updated 4 years ago
- [WIP] Dockerize Synopsys/Cadence EDA tools☆96Updated 6 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated 2 years ago
- UVM register utility generation by inputting xls table☆39Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆119Updated 4 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆151Updated last year
- Cortex M0 based SoC☆76Updated 4 years ago
- This is the repository for the IEEE version of the book☆78Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- AHB DMA 32 / 64 bits☆59Updated 11 years ago
- ☆145Updated 5 years ago
- UVM实战随书源码☆57Updated 7 years ago
- JSON lib in Systemverilog☆44Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆237Updated 2 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆56Updated last month
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆43Updated 2 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆100Updated last year
- The Ultra-Low Power RISC Core☆15Updated 5 years ago