Synopsys License patcher
☆38Sep 12, 2024Updated last year
Alternatives and similar repositories for SynopsysMonoSlayer
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of license features from a varity of EDA vendors☆86Aug 14, 2025Updated 7 months ago
- Siemens/Mentor EDA software license generate and patch tool☆47May 2, 2023Updated 2 years ago
- There is segmentation fault of VCS which should be fixed.☆44Sep 19, 2023Updated 2 years ago
- Patch cadence products☆59Jan 17, 2024Updated 2 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆199Jan 28, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- A collection of gmid scripts and Data to plot various parameters needed for gm/id based design methodology using open source tools and Go…☆15Nov 4, 2025Updated 5 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- licenseMonitor is used to check instant EDA license information.☆28Aug 11, 2025Updated 8 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆56Feb 14, 2026Updated last month
- automatic-verilog based on vimscript☆284Oct 24, 2023Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆22Mar 27, 2026Updated 2 weeks ago
- Simulink model for noise shaping SAR ADC☆12Mar 17, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog、Verilog、UVM☆16Jun 23, 2020Updated 5 years ago
- few python scripts to clone all IP cores from opencores.org☆27Jan 8, 2024Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 3 years ago
- DOULOS Easier UVM Code Generator☆38May 6, 2017Updated 8 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆31Jan 29, 2026Updated 2 months ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 4 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A free and open-source workload scheduler which supports diverse high-performance computing and analytical applications.☆60Apr 2, 2026Updated last week
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆17Mar 19, 2026Updated 3 weeks ago
- ☆10Oct 23, 2016Updated 9 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 10 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 11 months ago
- A 10bit SAR ADC in Sky130☆35Dec 4, 2022Updated 3 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- MentorGraphics KeyGen & Patch Tool☆16Feb 18, 2022Updated 4 years ago
- Framework to build general purpose distributed data platform in Azure Virtual Machines to support various platforms like Hadoop, Cassandr…☆20Nov 28, 2022Updated 3 years ago
- SystemRDL 2.0 language compiler front-end☆275Mar 24, 2026Updated 2 weeks ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago