BinaryHackerLab / SynopsysMonoSlayer
Synopsys License patcher
☆30Updated 4 months ago
Alternatives and similar repositories for SynopsysMonoSlayer:
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below
- A collection of license features from a varity of EDA vendors☆48Updated last year
- There is segmentation fault of VCS which should be fixed.☆30Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆88Updated last year
- Must-have verilog systemverilog modules☆28Updated 2 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆66Updated 5 years ago
- uvm auto generator☆24Updated 6 years ago
- This is the repository for the IEEE version of the book☆53Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆93Updated 3 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- Some useful documents of Synopsys☆57Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆77Updated 4 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- UVM实战随书源码☆46Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆88Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆45Updated 4 years ago
- ☆65Updated 3 years ago
- AXI4 BFM in Verilog☆31Updated 8 years ago
- UVM Generator☆43Updated 8 months ago
- UVM register utility generation by inputting xls table☆35Updated last year
- AXI DMA 32 / 64 bits☆103Updated 10 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆39Updated last year
- ☆60Updated 4 years ago
- ☆35Updated 9 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- AXI总线连接器☆93Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆72Updated 6 years ago