Synopsys License patcher
☆41Sep 12, 2024Updated last year
Alternatives and similar repositories for SynopsysMonoSlayer
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of license features from a varity of EDA vendors☆92Apr 29, 2026Updated 2 months ago
- Siemens/Mentor EDA software license generate and patch tool☆52Jun 13, 2026Updated 2 weeks ago
- There is segmentation fault of VCS which should be fixed.☆46Sep 19, 2023Updated 2 years ago
- Patch cadence products☆63May 18, 2026Updated last month
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆203Jan 28, 2026Updated 5 months ago
- A collection of gmid scripts and Data to plot various parameters needed for gm/id based design methodology using open source tools and Go…☆15Nov 4, 2025Updated 7 months ago
- IBM LSF manual translation and practical experience☆32Jul 20, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated 10 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆56Apr 9, 2026Updated 2 months ago
- automatic-verilog based on vimscript☆290Oct 24, 2023Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆24Jun 16, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆34May 22, 2026Updated last month
- SystemVerilog、Verilog、UVM☆17Jun 23, 2020Updated 6 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- few python scripts to clone all IP cores from opencores.org☆29Jan 8, 2024Updated 2 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 5 years ago
- ☆35Jun 9, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆32May 20, 2026Updated last month
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jun 3, 2026Updated 3 weeks ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆21Jun 17, 2026Updated 2 weeks ago
- ☆10Oct 23, 2016Updated 9 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 4 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- SystemRDL 2.0 language compiler front-end☆280Apr 10, 2026Updated 2 months ago
- MentorGraphics KeyGen & Patch Tool☆16Feb 18, 2022Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- UVM Generator☆50May 9, 2024Updated 2 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago