BinaryHackerLab / SynopsysMonoSlayerLinks
Synopsys License patcher
☆36Updated last year
Alternatives and similar repositories for SynopsysMonoSlayer
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below
Sorting:
- A collection of license features from a varity of EDA vendors☆74Updated last month
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆104Updated last year
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆70Updated 5 years ago
- There is segmentation fault of VCS which should be fixed.☆38Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆73Updated 4 years ago
- This is the repository for the IEEE version of the book☆71Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AHB3-Lite Interconnect☆93Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- ☆65Updated 5 years ago
- Some useful documents of Synopsys☆85Updated 3 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆184Updated 3 months ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- ☆69Updated 9 years ago
- UVM Generator☆47Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆48Updated 3 years ago
- uvm auto generator☆24Updated 7 years ago
- UVM register utility generation by inputting xls table☆38Updated 2 years ago
- JSON lib in Systemverilog☆44Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Yet Another Simulation Architecture☆75Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- [WIP] Dockerize Synopsys/Cadence EDA tools☆90Updated 6 years ago
- ☆78Updated 3 years ago