Synopsys License patcher
☆39Sep 12, 2024Updated last year
Alternatives and similar repositories for SynopsysMonoSlayer
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below
Sorting:
- Patch cadence products☆58Jan 17, 2024Updated 2 years ago
- Siemens/Mentor EDA software license generate and patch tool☆47May 2, 2023Updated 2 years ago
- A collection of license features from a varity of EDA vendors☆85Aug 14, 2025Updated 6 months ago
- There is segmentation fault of VCS which should be fixed.☆42Sep 19, 2023Updated 2 years ago
- Simulink model for noise shaping SAR ADC☆12Mar 17, 2020Updated 5 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆196Jan 28, 2026Updated last month
- licenseMonitor is used to check instant EDA license information.☆28Aug 11, 2025Updated 6 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆55Feb 14, 2026Updated 2 weeks ago
- ☆21Feb 20, 2026Updated last week
- automatic-verilog based on vimscript☆283Oct 24, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- few python scripts to clone all IP cores from opencores.org☆26Jan 8, 2024Updated 2 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆41Jun 13, 2023Updated 2 years ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆14Nov 11, 2025Updated 3 months ago
- ☆75Jul 30, 2021Updated 4 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated last year
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- ☆10Oct 23, 2016Updated 9 years ago
- XBMC addons☆14Apr 20, 2018Updated 7 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Yet Another Simulation Architecture☆79Sep 17, 2020Updated 5 years ago
- UNSUPPORTED INTERNAL toolchain builds☆47Updated this week
- This is a tutorial on standard digital design flow☆83May 24, 2021Updated 4 years ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆45Jan 6, 2023Updated 3 years ago
- SystemRDL 2.0 language compiler front-end☆271Jan 16, 2026Updated last month
- ☆15Dec 28, 2024Updated last year
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 4 years ago
- ☆11Jul 4, 2016Updated 9 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago