Synopsys License patcher
☆48Sep 12, 2024Updated 2 years ago
Alternatives and similar repositories for SynopsysMonoSlayer
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Siemens/Mentor EDA software license generate and patch tool☆62Jun 13, 2026Updated 4 months ago
- There is segmentation fault of VCS which should be fixed.☆47Sep 19, 2023Updated 3 years ago
- A collection of license features from a varity of EDA vendors☆97Sep 26, 2026Updated 2 weeks ago
- Patch cadence products☆72Jul 7, 2026Updated 3 months ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆209Jan 28, 2026Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- IBM LSF manual translation and practical experience☆31Jul 20, 2023Updated 3 years ago
- automatic-verilog based on vimscript☆292Oct 24, 2023Updated 2 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆58Apr 9, 2026Updated 6 months ago
- Simulink model for noise shaping SAR ADC☆14Mar 17, 2020Updated 6 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- CoralNPU behavior simulator based on MPACT-Sim☆28Updated this week
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆16Mar 12, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- few python scripts to clone all IP cores from opencores.org☆32Jan 8, 2024Updated 2 years ago
- SystemVerilog、Verilog、UVM☆17Jun 23, 2020Updated 6 years ago
- This is for uvm_tb_gen☆60Feb 13, 2025Updated last year
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 5 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- ☆27Oct 1, 2026Updated last week
- Chisel implementation of Neural Processing Unit for System on the Chip☆37Oct 6, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated last year
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- A collection of gmid scripts and Data to plot various parameters needed for gm/id based design methodology using open source tools and Go…☆17Nov 4, 2025Updated 11 months ago
- ☆11Aug 29, 2026Updated last month
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- Framework to build general purpose distributed data platform in Azure Virtual Machines to support various platforms like Hadoop, Cassandr…☆21Nov 28, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- UNSUPPORTED INTERNAL toolchain builds☆49Sep 13, 2026Updated 3 weeks ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- SystemRDL 2.0 language compiler front-end☆287Updated this week
- UVM Generator☆51May 9, 2024Updated 2 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago