Synopsys License patcher
☆46Sep 12, 2024Updated last year
Alternatives and similar repositories for SynopsysMonoSlayer
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Siemens/Mentor EDA software license generate and patch tool☆55Jun 13, 2026Updated last month
- There is segmentation fault of VCS which should be fixed.☆46Sep 19, 2023Updated 2 years ago
- A collection of license features from a varity of EDA vendors☆93Updated this week
- Patch cadence products☆67Jul 7, 2026Updated 2 weeks ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆204Jan 28, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- IBM LSF manual translation and practical experience☆32Jul 20, 2023Updated 3 years ago
- automatic-verilog based on vimscript☆290Oct 24, 2023Updated 2 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆57Apr 9, 2026Updated 3 months ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- CoralNPU behavior simulator based on MPACT-Sim☆24Jun 10, 2026Updated last month
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆34May 22, 2026Updated 2 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- few python scripts to clone all IP cores from opencores.org☆29Jan 8, 2024Updated 2 years ago
- SystemVerilog、Verilog、UVM☆16Jun 23, 2020Updated 6 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 5 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- ☆26Jul 13, 2026Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆33May 20, 2026Updated 2 months ago
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- A collection of gmid scripts and Data to plot various parameters needed for gm/id based design methodology using open source tools and Go…☆16Nov 4, 2025Updated 8 months ago
- ☆10Oct 23, 2016Updated 9 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 4 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- SystemRDL 2.0 language compiler front-end☆282Apr 10, 2026Updated 3 months ago
- UVM Generator☆50May 9, 2024Updated 2 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- This is for uvm_tb_gen☆54Feb 13, 2025Updated last year