Synopsys License patcher
☆40Sep 12, 2024Updated last year
Alternatives and similar repositories for SynopsysMonoSlayer
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of license features from a varity of EDA vendors☆88Apr 29, 2026Updated last month
- Siemens/Mentor EDA software license generate and patch tool☆50May 18, 2026Updated 3 weeks ago
- There is segmentation fault of VCS which should be fixed.☆44Sep 19, 2023Updated 2 years ago
- Patch cadence products☆63May 18, 2026Updated 3 weeks ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆203Jan 28, 2026Updated 4 months ago
- A collection of gmid scripts and Data to plot various parameters needed for gm/id based design methodology using open source tools and Go…☆15Nov 4, 2025Updated 7 months ago
- IBM LSF manual translation and practical experience☆31Jul 20, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 25, 2026Updated 2 weeks ago
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated 10 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆56Apr 9, 2026Updated 2 months ago
- automatic-verilog based on vimscript☆289Oct 24, 2023Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆23May 25, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆32May 22, 2026Updated 3 weeks ago
- SystemVerilog、Verilog、UVM☆17Jun 23, 2020Updated 5 years ago
- few python scripts to clone all IP cores from opencores.org☆28Jan 8, 2024Updated 2 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 5 years ago
- ☆35Jun 9, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆32May 20, 2026Updated 3 weeks ago
- A free and open-source workload scheduler which supports diverse high-performance computing and analytical applications.☆67May 8, 2026Updated last month
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jun 3, 2026Updated last week
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆20Jun 4, 2026Updated last week
- ☆10Oct 23, 2016Updated 9 years ago
- SoC Based on ARM Cortex-M3☆39May 16, 2025Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- A 10bit SAR ADC in Sky130☆36Dec 4, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 3 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- SystemRDL 2.0 language compiler front-end☆279Apr 10, 2026Updated 2 months ago
- MentorGraphics KeyGen & Patch Tool☆16Feb 18, 2022Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago