Synopsys License patcher
☆39Sep 12, 2024Updated last year
Alternatives and similar repositories for SynopsysMonoSlayer
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of license features from a varity of EDA vendors☆87Apr 29, 2026Updated 3 weeks ago
- Siemens/Mentor EDA software license generate and patch tool☆49Updated this week
- There is segmentation fault of VCS which should be fixed.☆44Sep 19, 2023Updated 2 years ago
- Patch cadence products☆62Jan 17, 2024Updated 2 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆203Jan 28, 2026Updated 3 months ago
- A collection of gmid scripts and Data to plot various parameters needed for gm/id based design methodology using open source tools and Go…☆15Nov 4, 2025Updated 6 months ago
- IBM LSF manual translation and practical experience☆31Jul 20, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated 9 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆56Apr 9, 2026Updated last month
- automatic-verilog based on vimscript☆288Oct 24, 2023Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆23Mar 27, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- SystemVerilog、Verilog、UVM☆17Jun 23, 2020Updated 5 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆32Jan 29, 2026Updated 3 months ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 4 years ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 4 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- A free and open-source workload scheduler which supports diverse high-performance computing and analytical applications.☆65May 8, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆19Apr 30, 2026Updated 3 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24May 9, 2026Updated last week
- ☆10Oct 23, 2016Updated 9 years ago
- SoC Based on ARM Cortex-M3☆39May 16, 2025Updated last year
- A 10bit SAR ADC in Sky130☆36Dec 4, 2022Updated 3 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Framework to build general purpose distributed data platform in Azure Virtual Machines to support various platforms like Hadoop, Cassandr…☆20Nov 28, 2022Updated 3 years ago
- SystemRDL 2.0 language compiler front-end☆278Apr 10, 2026Updated last month
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- UVM Generator☆50May 9, 2024Updated 2 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago