Synopsys License patcher
☆50Sep 12, 2024Updated 2 years ago
Alternatives and similar repositories for SynopsysMonoSlayer
Users that are interested in SynopsysMonoSlayer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SiCo（矽科）— 基于 Codex CLI 的定制集成电路设计平台智能助手☆26Oct 23, 2026Updated last week
- A collection of license features from a varity of EDA vendors☆98Oct 10, 2026Updated 3 weeks ago
- Siemens/Mentor EDA software license generate and patch tool☆62Jun 13, 2026Updated 4 months ago
- There is segmentation fault of VCS which should be fixed.☆47Sep 19, 2023Updated 3 years ago
- An Interactive Binary Patching Plugin for IDA Pro☆12Aug 12, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Patch cadence products☆73Jul 7, 2026Updated 3 months ago
- ☆16Jul 15, 2025Updated last year
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 6 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆210Jan 28, 2026Updated 9 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 24, 2026Updated last week
- automatic-verilog based on vimscript☆293Oct 24, 2023Updated 3 years ago
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated last year
- A simple package and configuration manager for your ~. Keeps dotfiles, shell customizations, elisp, etc. in Git and synced across all you…☆18Oct 12, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DFT (Design For Test) practice projects☆17Aug 21, 2025Updated last year
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- ☆13May 18, 2020Updated 6 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆59Apr 9, 2026Updated 6 months ago
- Simulink model for noise shaping SAR ADC☆14Mar 17, 2020Updated 6 years ago
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆21Sep 23, 2021Updated 5 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 4 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Aug 17, 2026Updated 2 months ago
- A 10bit SAR ADC in Sky130☆43Dec 4, 2022Updated 3 years ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 5 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- CoralNPU behavior simulator based on MPACT-Sim☆28Oct 8, 2026Updated 3 weeks ago
- UVM Generator☆51May 9, 2024Updated 2 years ago
- ☆27Oct 25, 2026Updated last week
- ☆17Nov 11, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- This is for uvm_tb_gen☆61Feb 13, 2025Updated last year
- Extensible backend of software mirror☆30Sep 14, 2026Updated last month
- ☆368Mar 12, 2025Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆40Mar 13, 2025Updated last year
- ASIC Design kit for Skywater 130 for use with mflowgen☆16Mar 12, 2023Updated 3 years ago
- Simple UVM testbench development using the uvmtb_template files☆27Jan 16, 2025Updated last year