veripool / verilog-perlLinks
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆135Updated last year
Alternatives and similar repositories for verilog-perl
Users that are interested in verilog-perl are comparing it to the libraries listed below
Sorting:
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- UVM 1.2 port to Python☆251Updated 3 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- AXI interface modules for Cocotb☆261Updated last year
- ☆201Updated 2 months ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- This is the main repository for all the examples for the book Practical UVM☆193Updated 4 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- uvm AXI BFM(bus functional model)☆247Updated 11 years ago
- ☆159Updated 2 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆141Updated 6 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 7 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- ☆86Updated 9 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- A generic class library in SystemVerilog☆84Updated 4 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- ☆51Updated 9 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆189Updated 8 years ago
- AMBA AXI VIP☆401Updated 11 months ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- SystemVerilog support in VS Code☆139Updated 3 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆113Updated last year