Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆150Jan 23, 2024Updated 2 years ago
Alternatives and similar repositories for verilog-perl
Users that are interested in verilog-perl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆287Apr 14, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆329Jun 30, 2025Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated 2 weeks ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆203Jan 28, 2026Updated 5 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Updated this week
- SystemVerilog compiler and language services☆1,084Updated this week
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆114Oct 31, 2023Updated 2 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆418Oct 13, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 12 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- Hardware Description Languages☆1,158Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 5 months ago
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 11 years ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- The UVM written in Python☆558Updated this week
- Code generation tool for control and status registers☆461Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆460Apr 5, 2026Updated 3 months ago
- RTLMeter benchmark suite☆31Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,707Jun 30, 2026Updated last week
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog linter☆387Nov 6, 2025Updated 8 months ago
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- System verilog register model for uvm testbenches.☆21Aug 29, 2018Updated 7 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆30Jul 24, 2025Updated 11 months ago
- Download proccedings from DVCon☆24Mar 29, 2026Updated 3 months ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago