veripool / verilog-perlLinks
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆139Updated last year
Alternatives and similar repositories for verilog-perl
Users that are interested in verilog-perl are comparing it to the libraries listed below
Sorting:
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆104Updated last year
- UVM 1.2 port to Python☆253Updated 7 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆220Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- ☆56Updated 9 years ago
- Some useful documents of Synopsys☆82Updated 3 years ago
- AXI interface modules for Cocotb☆281Updated this week
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- ☆164Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆141Updated 4 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆183Updated 3 months ago
- ☆94Updated last year
- Source code repo for UVM Tutorial for Candy Lovers☆199Updated 8 years ago
- ☆206Updated 6 months ago
- An AXI4 crossbar implementation in SystemVerilog☆174Updated last week
- A generic class library in SystemVerilog☆84Updated 4 years ago
- This is the repository for the IEEE version of the book☆71Updated 4 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- UVM examples and projects☆143Updated 2 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆148Updated 7 years ago
- AMBA AXI VIP☆420Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 9 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated 10 months ago
- Altera Advanced Synthesis Cookbook 11.0☆107Updated 2 years ago
- uvm AXI BFM(bus functional model)☆260Updated 12 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- Reference examples and short projects using UVM Methodology☆280Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆179Updated 7 years ago
- SystemVerilog support in VS Code☆141Updated 6 months ago