veripool / verilog-perl
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆121Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for verilog-perl
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆87Updated last year
- UVM 1.2 port to Python☆243Updated 8 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆171Updated last year
- AMBA bus generator including AXI, AHB, and APB☆90Updated 3 years ago
- ☆42Updated 8 years ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- AXI interface modules for Cocotb☆214Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆146Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆195Updated last month
- uvm AXI BFM(bus functional model)☆233Updated 11 years ago
- A complete open-source design-for-testing (DFT) Solution☆136Updated 2 weeks ago
- Network on Chip Implementation written in SytemVerilog☆158Updated 2 years ago
- This is the main repository for all the examples for the book Practical UVM☆172Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆129Updated 2 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆114Updated last month
- ☆58Updated 4 years ago
- AHB3-Lite Interconnect☆81Updated 6 months ago
- ☆186Updated last week
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆54Updated 3 years ago
- AMBA AXI VIP☆363Updated 4 months ago
- ☆120Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago
- Altera Advanced Synthesis Cookbook 11.0☆93Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- SystemVerilog support in VS Code☆127Updated 3 weeks ago
- UVM Generator☆43Updated 6 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆129Updated 6 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆297Updated this week
- VIP for AXI Protocol☆108Updated 2 years ago