veripool / verilog-perlView external linksLinks
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆145Jan 23, 2024Updated 2 years ago
Alternatives and similar repositories for verilog-perl
Users that are interested in verilog-perl are comparing it to the libraries listed below
Sorting:
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆768Jun 15, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆442Sep 6, 2025Updated 5 months ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆281Jan 18, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆313Jun 30, 2025Updated 7 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- SystemVerilog compiler and language services☆948Updated this week
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆191Jan 28, 2026Updated 2 weeks ago
- RTLMeter benchmark suite☆29Jan 25, 2026Updated 2 weeks ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 6 months ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 3 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆65Jan 18, 2025Updated last year
- Verilog/SystemVerilog Syntax and Omni-completion☆413Oct 13, 2024Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆16Jan 7, 2026Updated last month
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- A python based verilog parser☆20Jun 5, 2020Updated 5 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Analyzer and simulator of logic circuit☆15May 8, 2017Updated 8 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 2 years ago
- Download proccedings from DVCon☆22Jun 9, 2021Updated 4 years ago
- IEEE P1735 decryptor for VHDL☆39Jun 23, 2015Updated 10 years ago
- EDA Analytics Central☆17Dec 8, 2022Updated 3 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆22Jan 27, 2023Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆267Jan 28, 2026Updated 2 weeks ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- Hardware Description Languages☆1,112Jul 14, 2025Updated 7 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- Yet Another Simulation Architecture☆79Sep 17, 2020Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Oct 31, 2023Updated 2 years ago
- Customized UVM Report Server☆42Feb 10, 2020Updated 6 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆591Jan 3, 2026Updated last month
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago