veripool / verilog-perlLinks
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆136Updated last year
Alternatives and similar repositories for verilog-perl
Users that are interested in verilog-perl are comparing it to the libraries listed below
Sorting:
- UVM 1.2 port to Python☆252Updated 5 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- AXI interface modules for Cocotb☆270Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆208Updated last year
- ☆87Updated 10 months ago
- ☆54Updated 9 years ago
- Network on Chip Implementation written in SytemVerilog☆183Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆168Updated 7 months ago
- This is the main repository for all the examples for the book Practical UVM☆199Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 3 years ago
- Some useful documents of Synopsys☆75Updated 3 years ago
- SystemVerilog support in VS Code☆141Updated 4 months ago
- Novel GUI Based UVM Testbench Template Builder☆138Updated 4 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆179Updated last month
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆144Updated 6 years ago
- ☆204Updated 4 months ago
- An AXI4 crossbar implementation in SystemVerilog☆161Updated 3 weeks ago
- ☆161Updated 2 years ago
- The UVM written in Python☆440Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆202Updated 8 months ago
- Source code repo for UVM Tutorial for Candy Lovers☆192Updated 8 years ago
- AMBA AXI VIP☆408Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆123Updated last month
- AHB3-Lite Interconnect☆89Updated last year
- A complete open-source design-for-testing (DFT) Solution☆161Updated last month
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- SystemRDL 2.0 language compiler front-end☆255Updated last week
- UVM examples and projects☆140Updated 2 weeks ago
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- This is the repository for the IEEE version of the book☆66Updated 4 years ago