veripool / verilog-perlLinks
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆144Updated last year
Alternatives and similar repositories for verilog-perl
Users that are interested in verilog-perl are comparing it to the libraries listed below
Sorting:
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated 2 years ago
- UVM 1.2 port to Python☆253Updated 9 months ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- ☆57Updated 9 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- ☆168Updated 3 years ago
- This is the main repository for all the examples for the book Practical UVM☆207Updated 5 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆150Updated 7 years ago
- This is the repository for the IEEE version of the book☆75Updated 5 years ago
- ☆208Updated 8 months ago
- ☆98Updated last year
- AHB3-Lite Interconnect☆95Updated last year
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆185Updated 5 months ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- AXI interface modules for Cocotb☆296Updated last month
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆202Updated last year
- Network on Chip Implementation written in SytemVerilog☆193Updated 3 years ago
- SystemVerilog support in VS Code☆145Updated 8 months ago
- An AXI4 crossbar implementation in SystemVerilog☆178Updated 2 months ago
- Source code repo for UVM Tutorial for Candy Lovers☆202Updated 8 years ago
- Some useful documents of Synopsys☆90Updated 4 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- UVM examples and projects☆148Updated 4 months ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- AMBA AXI VIP☆426Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- A generic class library in SystemVerilog☆85Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆129Updated last month
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆156Updated 5 years ago
- uvm AXI BFM(bus functional model)☆263Updated 12 years ago