veripool / verilog-perlLinks
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆139Updated last year
Alternatives and similar repositories for verilog-perl
Users that are interested in verilog-perl are comparing it to the libraries listed below
Sorting:
- UVM 1.2 port to Python☆253Updated 7 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆105Updated last year
- ☆57Updated 9 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆97Updated last year
- Some useful documents of Synopsys☆86Updated 3 years ago
- ☆166Updated 3 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆199Updated 8 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆184Updated 3 months ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated 11 months ago
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- ☆206Updated 6 months ago
- This is the repository for the IEEE version of the book☆71Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆148Updated 7 years ago
- AXI interface modules for Cocotb☆288Updated 3 weeks ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- UVM examples and projects☆145Updated 3 months ago
- VIP for AXI Protocol☆151Updated 3 years ago
- Yet Another Simulation Architecture☆76Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- A generic class library in SystemVerilog☆85Updated 4 years ago
- Reference examples and short projects using UVM Methodology☆281Updated 3 years ago
- AMBA AXI VIP☆425Updated last year
- AHB3-Lite Interconnect☆93Updated last year