veripool / verilog-perlLinks
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆138Updated last year
Alternatives and similar repositories for verilog-perl
Users that are interested in verilog-perl are comparing it to the libraries listed below
Sorting:
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- UVM 1.2 port to Python☆253Updated 5 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- ☆55Updated 9 years ago
- Some useful documents of Synopsys☆77Updated 3 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆181Updated last month
- ☆90Updated 11 months ago
- Novel GUI Based UVM Testbench Template Builder☆140Updated 4 years ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- ☆161Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- ☆204Updated 4 months ago
- AXI interface modules for Cocotb☆276Updated last year
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆144Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated 9 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated 2 weeks ago
- AHB3-Lite Interconnect☆90Updated last year
- VIP for AXI Protocol☆142Updated 3 years ago
- A generic class library in SystemVerilog☆84Updated 4 years ago
- AMBA AXI VIP☆413Updated last year
- uvm AXI BFM(bus functional model)☆251Updated 12 years ago
- UVM examples and projects☆141Updated last month
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆258Updated last week
- A Fast, Low-Overhead On-chip Network☆216Updated last week
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago