veripool / verilog-perlLinks
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆144Updated last year
Alternatives and similar repositories for verilog-perl
Users that are interested in verilog-perl are comparing it to the libraries listed below
Sorting:
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- UVM 1.2 port to Python☆257Updated 11 months ago
- AMBA bus generator including AXI, AHB, and APB☆117Updated 4 years ago
- ☆60Updated 9 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆235Updated 2 years ago
- ☆104Updated last year
- Some useful documents of Synopsys☆93Updated 4 years ago
- AHB3-Lite Interconnect☆108Updated last year
- ☆174Updated 3 years ago
- AXI interface modules for Cocotb☆305Updated 3 months ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆201Updated 4 months ago
- ☆207Updated 10 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆185Updated last year
- This is the main repository for all the examples for the book Practical UVM☆212Updated 5 years ago
- A generic class library in SystemVerilog☆87Updated 4 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆204Updated 8 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆135Updated last month
- Novel GUI Based UVM Testbench Template Builder☆149Updated 4 years ago
- This is the repository for the IEEE version of the book☆77Updated 5 years ago
- Altera Advanced Synthesis Cookbook 11.0☆112Updated 2 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆154Updated 7 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆189Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆257Updated 3 weeks ago
- SystemVerilog support in VS Code☆146Updated 10 months ago
- uvm AXI BFM(bus functional model)☆264Updated 12 years ago
- AMBA AXI VIP☆438Updated last year
- UVM examples and projects☆153Updated 6 months ago