veripool / verilog-perl
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆131Updated last year
Alternatives and similar repositories for verilog-perl:
Users that are interested in verilog-perl are comparing it to the libraries listed below
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆96Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆201Updated last year
- UVM 1.2 port to Python☆250Updated 2 months ago
- Network on Chip Implementation written in SytemVerilog☆174Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 5 months ago
- AMBA bus generator including AXI, AHB, and APB☆100Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆145Updated this week
- SystemVerilog support in VS Code☆136Updated 2 months ago
- ☆155Updated 2 years ago
- ☆50Updated 8 years ago
- AHB3-Lite Interconnect☆88Updated 11 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆120Updated 2 weeks ago
- AXI interface modules for Cocotb☆255Updated last year
- AXI DMA 32 / 64 bits☆112Updated 10 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆133Updated this week
- ☆200Updated 2 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 6 months ago
- ☆82Updated 8 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆190Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆200Updated last week
- ☆152Updated this week
- uvm AXI BFM(bus functional model)☆244Updated 11 years ago
- A generic class library in SystemVerilog☆83Updated 3 years ago
- Introductory course into static timing analysis (STA).☆90Updated last week
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆175Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆249Updated 2 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆140Updated 6 years ago
- ☆63Updated 4 years ago