veripool / verilog-perlLinks
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆142Updated last year
Alternatives and similar repositories for verilog-perl
Users that are interested in verilog-perl are comparing it to the libraries listed below
Sorting:
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated last year
- UVM 1.2 port to Python☆253Updated 8 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆57Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- Some useful documents of Synopsys☆88Updated 3 years ago
- ☆208Updated 7 months ago
- SystemVerilog support in VS Code☆142Updated 8 months ago
- This is the main repository for all the examples for the book Practical UVM☆204Updated 5 years ago
- ☆98Updated last year
- AXI interface modules for Cocotb☆293Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆185Updated 4 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆149Updated 7 years ago
- ☆166Updated 3 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆201Updated 8 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AMBA AXI VIP☆426Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- VIP for AXI Protocol☆155Updated 3 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated last year
- This is the repository for the IEEE version of the book☆74Updated 5 years ago
- A generic class library in SystemVerilog☆85Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆127Updated last month