veripool / verilog-perlLinks
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
☆139Updated last year
Alternatives and similar repositories for verilog-perl
Users that are interested in verilog-perl are comparing it to the libraries listed below
Sorting:
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆103Updated last year
- UVM 1.2 port to Python☆253Updated 6 months ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- Some useful documents of Synopsys☆80Updated 3 years ago
- ☆55Updated 9 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- ☆93Updated 11 months ago
- AXI interface modules for Cocotb☆276Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- Network on Chip Implementation written in SytemVerilog☆188Updated 2 years ago
- ☆163Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- ☆206Updated 5 months ago
- Novel GUI Based UVM Testbench Template Builder☆140Updated 4 years ago
- AXI DMA 32 / 64 bits☆119Updated 11 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆183Updated 2 months ago
- Source code repo for UVM Tutorial for Candy Lovers☆197Updated 8 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- UVM examples and projects☆142Updated last month
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆147Updated 7 years ago
- This is the repository for the IEEE version of the book☆68Updated 4 years ago
- AHB3-Lite Interconnect☆90Updated last year
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last month
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated 10 months ago
- Altera Advanced Synthesis Cookbook 11.0☆107Updated 2 years ago
- UVM Generator☆47Updated last year
- A generic class library in SystemVerilog☆84Updated 4 years ago