tyxiumud / gvim_for_verilog
this repository is vim cfg for verilog.
☆47Updated 9 months ago
Alternatives and similar repositories for gvim_for_verilog
Users that are interested in gvim_for_verilog are comparing it to the libraries listed below
Sorting:
- 数字IC秋招项目、手撕代码☆35Updated last year
- AXI总线连接 器☆97Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆169Updated 6 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆203Updated last year
- automatic-verilog based on vimscript☆262Updated last year
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆85Updated 3 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆122Updated 4 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- ☆62Updated 9 years ago
- AXI协议规范中文翻译版☆149Updated 2 years ago
- VIP for AXI Protocol☆134Updated 2 years ago
- This is the main repository for all the examples for the book Practical UVM☆192Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- uvm AXI BFM(bus functional model)☆246Updated 11 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆115Updated 7 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆13Updated 3 years ago
- UVM AHB VIP☆83Updated 5 months ago
- 数字IC设计 学习笔记☆135Updated 3 years ago
- AMBA bus lecture material☆434Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- ☆68Updated 3 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆148Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- UVM examples and projects☆135Updated 6 years ago
- ☆144Updated 2 weeks ago