tyxiumud / gvim_for_verilogLinks
this repository is vim cfg for verilog.
☆50Updated last year
Alternatives and similar repositories for gvim_for_verilog
Users that are interested in gvim_for_verilog are comparing it to the libraries listed below
Sorting:
- AMBA bus lecture material☆468Updated 5 years ago
- automatic-verilog based on vimscript☆273Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆221Updated 2 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆180Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- 数字IC秋招项目、手撕代码☆38Updated last year
- AXI总线连接器☆104Updated 5 years ago
- Awesome ASIC design verification☆323Updated 3 years ago
- AMBA AXI VIP☆426Updated last year
- Radix-4 1024 point fft in verilog☆12Updated 5 years ago
- 数字IC设计 学习笔记☆154Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆99Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- This is for uvm_tb_gen☆42Updated 7 months ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆382Updated 3 weeks ago
- ☆19Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆128Updated 7 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- This is the main repository for all the examples for the book Practical UVM☆203Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆199Updated 11 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- Some useful documents of Synopsys☆87Updated 3 years ago
- ☆71Updated last month
- UVM AHB VIP☆87Updated 3 weeks ago