tyxiumud / gvim_for_verilogLinks
this repository is vim cfg for verilog.
☆51Updated last year
Alternatives and similar repositories for gvim_for_verilog
Users that are interested in gvim_for_verilog are comparing it to the libraries listed below
Sorting:
- automatic-verilog based on vimscript☆273Updated 2 years ago
- AMBA bus lecture material☆473Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆182Updated 7 years ago
- AMBA AXI VIP☆426Updated last year
- AXI总线连接器☆105Updated 5 years ago
- 数字IC秋招项目、手撕代码☆39Updated last year
- Awesome ASIC design verification☆329Updated 3 years ago
- 数字IC设计 学习笔记☆157Updated 3 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆101Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- This is for uvm_tb_gen☆42Updated 8 months ago
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- Radix-4 1024 point fft in verilog☆12Updated 5 years ago
- This is the main repository for all the examples for the book Practical UVM☆206Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆129Updated 7 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- Some useful documents of Synopsys☆90Updated 3 years ago
- Reference examples and short projects using UVM Methodology☆282Updated 3 years ago
- UVM AHB VIP☆87Updated last month
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- Implementation of CNN using Verilog☆228Updated 8 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆119Updated 2 weeks ago
- VIP for AXI Protocol☆155Updated 3 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆574Updated 3 years ago