tyxiumud / gvim_for_verilogView external linksLinks
this repository is vim cfg for verilog.
☆54Updated this week
Alternatives and similar repositories for gvim_for_verilog
Users that are interested in gvim_for_verilog are comparing it to the libraries listed below
Sorting:
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Jan 14, 2024Updated 2 years ago
- automatic-verilog based on vimscript☆283Oct 24, 2023Updated 2 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ☆20Dec 19, 2025Updated last month
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Dec 17, 2019Updated 6 years ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Verilog极简教程☆36Apr 7, 2019Updated 6 years ago
- Implementing the MATLAB example using 5G toolbox and Deep Learning Tolbox☆15Sep 1, 2021Updated 4 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 7 months ago
- MATLAB simulation code for dissertation project report☆14Sep 4, 2022Updated 3 years ago
- asynchronous fifo based on verilog☆14Apr 14, 2022Updated 3 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11May 8, 2022Updated 3 years ago
- Spread OFDM-IM, signal detection shemes, theoretical bound on bit error probability☆12May 16, 2022Updated 3 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆191Jan 28, 2026Updated 2 weeks ago
- Vector Fitting☆15Apr 7, 2022Updated 3 years ago
- ☆16Jun 13, 2020Updated 5 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- ☆13May 5, 2023Updated 2 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Testing greedy algorithms OMP and COSAMP using structured sparsity☆11May 24, 2021Updated 4 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- ☆11Apr 12, 2018Updated 7 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 8 months ago
- This project provides a plot of the Chanel Impulse Response in a use-case scenario.☆10Feb 23, 2018Updated 7 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆17Apr 7, 2025Updated 10 months ago
- verilog实现systolic array及配套IO☆11Dec 2, 2024Updated last year
- wireless channel sims -- equalizer, concatenated ecc, diversity, 802.11b standard, cdma decoder, single-user MIMO, OFDM☆10Jun 3, 2020Updated 5 years ago
- study uvm step by step☆10Mar 28, 2019Updated 6 years ago
- ☆18Updated this week
- ☆16Mar 27, 2024Updated last year
- Verilog/SystemVerilog Syntax and Omni-completion☆413Oct 13, 2024Updated last year
- ☆12Nov 28, 2022Updated 3 years ago
- ☆11Apr 30, 2021Updated 4 years ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 3 years ago
- 基于tcmalloc，实现了一个具有三层缓存的高并发内存池（ThreadCache、Centralcache，PageCache）☆14Mar 11, 2023Updated 2 years ago