tyxiumud / gvim_for_verilog
this repository is vim cfg for verilog.
☆46Updated 8 months ago
Alternatives and similar repositories for gvim_for_verilog:
Users that are interested in gvim_for_verilog are comparing it to the libraries listed below
- 数字IC秋招项目、手撕代码☆35Updated last year
- automatic-verilog based on vimscript☆260Updated last year
- AXI总线连接器☆97Updated 5 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆83Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆168Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆120Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆201Updated last year
- AXI DMA 32 / 64 bits☆112Updated 10 years ago
- VIP for AXI Protocol☆131Updated 2 years ago
- Some useful documents of Synopsys☆70Updated 3 years ago
- AXI协议规范中文 翻译版☆146Updated 2 years ago
- 数字IC设计 学习笔记☆129Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆64Updated 5 years ago
- ☆61Updated 9 years ago
- AMBA bus lecture material☆428Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆113Updated 7 years ago
- UVM AHB VIP☆83Updated 5 months ago
- This is the main repository for all the examples for the book Practical UVM☆189Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆101Updated 3 months ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆13Updated 3 years ago
- IC Verification & SV Demo☆52Updated 3 years ago
- ☆67Updated 3 years ago
- uvm AXI BFM(bus functional model)☆244Updated 11 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- Step by step tutorial for building CortexM0 SoC☆37Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- UVM examples and projects☆131Updated 6 years ago