Tian-Changsong / Verilog-Automatic
Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3
☆35Updated 11 years ago
Alternatives and similar repositories for Verilog-Automatic:
Users that are interested in Verilog-Automatic are comparing it to the libraries listed below
- soc integration script and integration smoke script☆22Updated 2 years ago
- ☆63Updated 4 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Updated 2 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆91Updated 8 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- ☆36Updated 9 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆68Updated 5 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- UVM candy lover testbench which uses YASA as simulation script☆16Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Verilog极简教程☆36Updated 6 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆18Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- 视频旋转（2019FPGA大赛）☆33Updated 4 years ago
- ☆67Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 3 years ago
- CRC Theory and Implement. explain initial value of CRC☆15Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- UVM实战随书源码☆49Updated 6 years ago
- Implement a bitonic sorting network on FPGA☆42Updated 3 years ago