EricLu1218 / Parallel_ProgrammingLinks
2019 NTHU CS5422 (CS542200) Parallel Programming Course Projects (include Odd-Even Sort, Mandelbrot Set, All-Pairs Shortest Path, Blocked All-Pairs Shortest Path)
☆11Updated 3 months ago
Alternatives and similar repositories for Parallel_Programming
Users that are interested in Parallel_Programming are comparing it to the libraries listed below
Sorting:
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆17Updated 2 years ago
- NTHU CS6135 VLSI實體設計自動化☆10Updated 3 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆39Updated 3 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆47Updated 4 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆129Updated 11 months ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- nthu-route 2.11☆13Updated 6 years ago
- C++ Tomasulo Algorithm Simulator☆13Updated 9 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆91Updated 4 months ago
- ☆38Updated 2 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 2 years ago
- ICCAD-2021-B☆12Updated 4 years ago
- Combinational ATPG generator based on D-Algorithm☆16Updated 4 years ago
- This repo contains the Assignments from Cornell Tech's ECE 5545 - Machine Learning Hardware and Systems offered in Spring 2023☆36Updated 2 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆10Updated 3 years ago
- IC Contest☆39Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆183Updated 2 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆23Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Optimization results for superconducting electronic (SCE) circuits☆14Updated last year
- iccad contest 2022 problem B☆16Updated 3 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- A repository for SystemC Learning examples☆70Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated 2 months ago
- Learn systemC with examples☆119Updated 2 years ago