EricLu1218 / Parallel_Programming
2019 NTHU CS5422 (CS542200) Parallel Programming Course Projects (include Odd-Even Sort, Mandelbrot Set, All-Pairs Shortest Path, Blocked All-Pairs Shortest Path)
☆11Updated 2 years ago
Alternatives and similar repositories for Parallel_Programming:
Users that are interested in Parallel_Programming are comparing it to the libraries listed below
- NTHU CS6135 VLSI實體設計自動化☆10Updated 3 years ago
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆12Updated 2 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆34Updated this week
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- nthu-route 2.11☆13Updated 5 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆112Updated 6 months ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆12Updated 8 years ago
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆11Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- ☆9Updated 2 years ago
- ☆35Updated last year
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆69Updated last month
- MAC system with IEEE754 compatibility☆11Updated last year
- ☆11Updated 3 years ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆8Updated 4 years ago
- Combinational ATPG generator based on D-Algorithm☆15Updated 4 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆9Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆18Updated last year
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆23Updated 3 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Power and Timing Optimization Using MBFF☆13Updated 3 months ago
- 紀錄一下自己寫過的所有Lab☆28Updated last year
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆11Updated 2 years ago
- ☆33Updated last year
- iccad contest 2022 problem B☆13Updated 2 years ago
- IC Contest☆34Updated 2 years ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆13Updated 3 years ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆29Updated 5 months ago
- a simple parser for verilog gate level netlist☆9Updated 9 years ago