BidyenduGhoshal / Beginner-SoC-Physical-Design-WorkshopLinks
This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI System Design Corporation. This workshop helped me gain hands-on experience with tools that are used in the physical design flow.
☆11Updated 4 years ago
Alternatives and similar repositories for Beginner-SoC-Physical-Design-Workshop
Users that are interested in Beginner-SoC-Physical-Design-Workshop are comparing it to the libraries listed below
Sorting:
- It contains a curated list of awesome RISC-V Resources.☆294Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆290Updated 8 months ago
- Verilog/SystemVerilog Guide☆79Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆227Updated 11 months ago
- A collection of great digital IC project/tutorial/website etc..☆143Updated 3 years ago
- ☆64Updated 4 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Updated 10 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 3 months ago
- An overview of TL-Verilog resources and projects☆82Updated last month
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆121Updated 3 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆586Updated 3 weeks ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆38Updated 5 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆118Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆279Updated last month
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆106Updated 2 years ago
- Implementation of RISC-V RV32I☆28Updated 3 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- Ariane is a 6-stage RISC-V CPU☆153Updated 6 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆454Updated 6 months ago
- 100 Days of RTL☆406Updated last year
- ☆375Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆186Updated last year
- A textbook on system on chip design using Arm Cortex-A☆41Updated 7 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆175Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆376Updated 11 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆33Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆265Updated this week
- VeeR EL2 Core☆315Updated last month