This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI System Design Corporation. This workshop helped me gain hands-on experience with tools that are used in the physical design flow.
☆13Mar 7, 2021Updated 5 years ago
Alternatives and similar repositories for Beginner-SoC-Physical-Design-Workshop
Users that are interested in Beginner-SoC-Physical-Design-Workshop are comparing it to the libraries listed below
Sorting:
- ☆13Feb 1, 2025Updated last year
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆30Jan 23, 2024Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 9 months ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆22Jul 24, 2025Updated 7 months ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆11Nov 23, 2020Updated 5 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- A Single Cycle Risc-V 32 bit CPU☆68Jan 14, 2026Updated 2 months ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- NTHU CS6135 VLSI實體設計自動化☆12Mar 12, 2022Updated 4 years ago
- Simulation projects on VLSI design.☆14Apr 6, 2021Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- UW reference flow for Free45PDK and The OpenROAD Project☆13Jun 5, 2020Updated 5 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- ☆19Oct 5, 2024Updated last year
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- Practical example from the SPIE short course "Data Analytics and Machine Learning in Semiconductor Manufacturing: Applications for Physic…☆22Feb 25, 2018Updated 8 years ago
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆19Jan 20, 2023Updated 3 years ago
- Library Carpentry: The UNIX Shell☆32Updated this week
- ☆15Mar 6, 2021Updated 5 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- CargoCoin is designed to be a smart contract, crypto currency platform, decentralising global trade and transport. The platform target is…☆13Aug 8, 2018Updated 7 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Sep 30, 2019Updated 6 years ago
- PLL Designs on Skywater 130nm MPW☆24Dec 3, 2023Updated 2 years ago
- RISC-V instruction set simulator built for education☆160Sep 6, 2022Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- ☆20Mar 3, 2026Updated 2 weeks ago
- Generative AI for Semiconductor Design: Engineering Assistant built with Bedrock, Knowledge Bases and Langchain☆28Jun 14, 2024Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Aug 19, 2024Updated last year
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 5 years ago
- Results of a recent FOIA for NIST documents related to the design of Dual EC DRBG. Via EFF and Rep. Grayson's office. See README for deta…☆24Feb 10, 2015Updated 11 years ago
- A 10bit SAR ADC in Sky130☆33Dec 4, 2022Updated 3 years ago
- The Redfish Protocol Validator tests the HTTP protocol behavior of a Redfish service to validate that it conforms to the Redfish specific…☆14Jan 9, 2026Updated 2 months ago
- Wehe Android app source code☆15Feb 19, 2025Updated last year