Alternatives and similar repositories for Machine_Learning

Users that are interested in Machine_Learning are comparing it to the libraries listed below

• srohit0 / mida
  Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
  ☆27Updated 7 years ago
• aekanshd / booths-multiplier-using-verilog
  ☆11Updated 6 years ago
• mediaic / VLSI_Lab1
  RTL + Synthesis + APR
  ☆11Updated 6 months ago
• NVlabs / iccad2020-GPUgatesim
  ☆14Updated 5 years ago
• ckchengucsd / ILP-SAT-Detailed-Router
  ILP SAT Detailed Router
  ☆13Updated 5 years ago
• Licheng-Guo / vivado-hls-broadcast-optimization
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Updated 4 years ago
• Blaok / soda
  Stencil with Optimized Dataflow Architecture
  ☆12Updated last year
• mediaic / Crash_Course_for_New_Members
  Deep Learning & VLSI Crash Course for New Members
  ☆40Updated 6 months ago
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆115Updated 2 years ago
• mit-emze / raella
  ☆10Updated 2 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆34Updated 5 years ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆50Updated 5 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆19Updated 6 years ago
• google / open-chiplet
  ☆27Updated 4 years ago
• ninfueng / high-level-synthesis-resources
  A collection of URLs related to High Level Synthesis (HLS).
  ☆13Updated 4 years ago
• comparch-security / spike-cache
  Spike with a coherence supported cache model
  ☆14Updated last year
• mflowgen / skywater-130nm
  ASIC Design kit for Skywater 130 for use with mflowgen
  ☆14Updated 2 years ago
• aebeljs / VeRLPy
  VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…
  ☆30Updated 3 years ago
• Yu-Maryland / Verilog-to-PyG
  ☆30Updated last year
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆45Updated 7 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 4 years ago
• neurosim / DNN_NeuroSim_V1.2
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆10Updated 4 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆64Updated 2 years ago
• mediaic / MSoC-HLS
  Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]
  ☆12Updated 4 years ago
• kyaso / py-v
  A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.
  ☆18Updated 5 months ago
• iwls2020-lsml-contest / iwls2020-lsml-contest
  ☆21Updated 3 years ago
• bol-edu / course-lab_finn
  ☆13Updated 3 years ago
• horizon-research / CamJ
  CamJ: an energy modeling and system-level exploration framework for in-sensor visual computing
  ☆23Updated 2 years ago
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆40Updated 6 years ago
• nqHITSZ / Systolic-Array
  course design
  ☆23Updated 7 years ago