This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
☆24Aug 28, 2024Updated last year
Alternatives and similar repositories for EDA-Congestion-Prediction
Users that are interested in EDA-Congestion-Prediction are comparing it to the libraries listed below
Sorting:
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.☆13Jun 24, 2023Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Aug 4, 2023Updated 2 years ago
- ☆17Jul 2, 2024Updated last year
- ☆48Mar 14, 2023Updated 2 years ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆17Feb 22, 2024Updated 2 years ago
- ☆30Apr 23, 2024Updated last year
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆34Nov 13, 2024Updated last year
- trajectory prediction methods for short-term and long-term.☆19May 11, 2023Updated 2 years ago
- ☆17May 18, 2024Updated last year
- [NeurIPS 2023] CircuitFormer: Circuit as Set of Points☆38Nov 22, 2023Updated 2 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆453Jul 17, 2025Updated 7 months ago
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆68Jan 5, 2026Updated 2 months ago
- Official implementation of NeurIPS'24 paper "Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer".☆19Aug 13, 2025Updated 6 months ago
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆54Feb 22, 2026Updated 2 weeks ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Aug 29, 2024Updated last year
- ☆29Jun 23, 2023Updated 2 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- RTL-to-Vector-to-GDS☆67Dec 5, 2025Updated 3 months ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Sep 7, 2025Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆90Aug 22, 2024Updated last year
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- ☆43Jun 1, 2021Updated 4 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆13Aug 9, 2019Updated 6 years ago
- Artificial Netlist Generator☆46Mar 19, 2024Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆52Sep 22, 2025Updated 5 months ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- ☆14Jun 12, 2024Updated last year
- core placement optimization☆13Dec 25, 2021Updated 4 years ago
- ☆12Feb 20, 2021Updated 5 years ago
- ☆22Dec 1, 2025Updated 3 months ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Nov 4, 2024Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆59Jun 25, 2024Updated last year
- Connect a Ublox NEO-6M/NE0-M8N gps module to a WiPy2.0/3.0☆10Apr 29, 2018Updated 7 years ago
- Senior Design☆12Jan 26, 2025Updated last year