This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
☆24Aug 28, 2024Updated last year
Alternatives and similar repositories for EDA-Congestion-Prediction
Users that are interested in EDA-Congestion-Prediction are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.☆13Jun 24, 2023Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆35Aug 4, 2023Updated 2 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆18Jun 3, 2023Updated 3 years ago
- ☆50Mar 14, 2023Updated 3 years ago
- [NeurIPS 2023] CircuitFormer: Circuit as Set of Points☆38Nov 22, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- trajectory prediction methods for short-term and long-term.☆19May 11, 2023Updated 3 years ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆32May 23, 2025Updated last year
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆39Nov 13, 2024Updated last year
- ☆31Apr 23, 2024Updated 2 years ago
- Public executable files and test cases of ATSim3D [ISEDA24] and ATSim3.5D [ISEDA25]☆12May 17, 2026Updated last month
- Official implementation of NeurIPS'24 paper "Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer".☆20Aug 13, 2025Updated 10 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆484May 17, 2026Updated last month
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆70Jan 5, 2026Updated 5 months ago
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆55Feb 22, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆17May 18, 2024Updated 2 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆312Nov 23, 2025Updated 6 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆30Aug 29, 2024Updated last year
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 6 years ago
- ☆51Jan 6, 2026Updated 5 months ago
- ☆32Jun 23, 2023Updated 2 years ago
- Repository for the implementation of our work on hypergraph generation as part of the ANR project "SODA".☆14Oct 27, 2025Updated 7 months ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- Ext-Oracle Summarization: extractive summarization that maximize ROUGE w.r.t. target☆11Jun 24, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RL_PCB is a novel learning-based method for optimising the placement of circuit components on a Printed Circuit Board (PCB).☆58Jun 18, 2024Updated 2 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆38Jul 6, 2023Updated 2 years ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated 9 months ago
- load word embeddings to Torch.Tensor☆14May 12, 2016Updated 10 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆68Sep 22, 2025Updated 8 months ago
- Senior Design☆12Jan 26, 2025Updated last year
- ☆13Apr 21, 2024Updated 2 years ago
- RTL-to-Vector-to-GDS☆77Apr 2, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆88Jul 10, 2025Updated 11 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- 电子科技大学示范性微电子学院微嵌课程配套代码☆15Dec 10, 2025Updated 6 months ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Sep 7, 2025Updated 9 months ago
- Source code of FedAttack.☆10Feb 9, 2022Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 3 years ago