ycchen218 / EDA-Congestion-PredictionLinks
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
☆21Updated last year
Alternatives and similar repositories for EDA-Congestion-Prediction
Users that are interested in EDA-Congestion-Prediction are comparing it to the libraries listed below
Sorting:
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆52Updated 11 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- ☆47Updated last year
- Artificial Netlist Generator☆43Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- ☆16Updated last year
- ☆59Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆65Updated 4 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆411Updated 3 months ago
- ☆34Updated 4 years ago
- ☆30Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆135Updated 3 months ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated last month
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- The first version of TritonPart☆29Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated last week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆68Updated 3 months ago
- ☆22Updated last month
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- ☆14Updated last year
- ☆34Updated 4 years ago
- ☆23Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆20Updated 9 months ago