ycchen218 / EDA-Congestion-PredictionLinks
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
☆24Updated last year
Alternatives and similar repositories for EDA-Congestion-Prediction
Users that are interested in EDA-Congestion-Prediction are comparing it to the libraries listed below
Sorting:
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆86Updated last year
- Artificial Netlist Generator☆46Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated this week
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 7 months ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆26Updated 2 weeks ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆23Updated 2 years ago
- ☆17Updated last year
- ☆48Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Updated last year
- DeepGate3 for ICCAD2024☆13Updated 7 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- ☆39Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆77Updated 7 months ago
- ☆61Updated 4 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 4 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆438Updated 6 months ago
- ☆26Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- RePlAce global placement tool☆246Updated 5 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- The first version of TritonPart☆31Updated 2 years ago
- ☆31Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆75Updated 6 months ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆34Updated last year
- ☆72Updated 2 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆295Updated 2 weeks ago
- Analog Placement Quality Prediction☆25Updated 2 years ago