ycchen218 / EDA-Congestion-Prediction
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
☆21Updated 7 months ago
Alternatives and similar repositories for EDA-Congestion-Prediction:
Users that are interested in EDA-Congestion-Prediction are comparing it to the libraries listed below
- Artificial Netlist Generator☆37Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 4 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆22Updated 6 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- ☆13Updated 10 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆26Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆19Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆69Updated 7 months ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆34Updated last year
- ☆44Updated last year
- ☆13Updated 6 months ago
- The first version of TritonPart☆24Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- ☆24Updated last year
- Analog Placement Quality Prediction☆20Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆25Updated 2 weeks ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- ☆20Updated 2 months ago
- ☆53Updated 4 years ago
- ☆29Updated 4 years ago
- ☆28Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 5 months ago
- ☆11Updated 8 months ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆43Updated 6 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated 2 years ago
- ☆27Updated 3 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated last month
- ☆22Updated 9 months ago