ycchen218 / EDA-Congestion-Prediction

Related projects: ⓘ

• ycchen218 / EDA-IRdrop-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
  ☆21Updated last year
• cuhk-eda / cu-gr-2
  ☆33Updated 8 months ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆92Updated 2 months ago
• CMACH508 / DeepTH
  ☆11Updated 4 months ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆29Updated 6 months ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆58Updated 3 weeks ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆29Updated 9 months ago
• LQY404 / EDA-info
  the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
  ☆14Updated 3 weeks ago
• laiyao1 / maskplace
  ☆53Updated last year
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆18Updated last year
• ABKGroup / PlacementEssentialReadings
  ☆45Updated 3 years ago
• zshi0616 / DeepGate2
  ☆24Updated 9 months ago
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆9Updated last year
• liangrj2014 / ISPD24_contest
  ☆19Updated 5 months ago
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆48Updated 2 years ago
• asyncvlsi / lefdef
  Mirror of the Si2 LEF/DEF parser (v5.8)
  ☆11Updated 2 years ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆107Updated last month
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆25Updated 3 years ago
• PKU-IDEA / MacroRank
  Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)
  ☆15Updated last year
• magical-eda / UT-AnLay
  Analog Placement Quality Prediction
  ☆17Updated last year
• baloneymath / AncstrGNN
  ☆14Updated 3 years ago
• MIRALab-USTC / ChiPBench
  ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
  ☆16Updated last week
• krzhu / abc_py
  Simple Python interface for ABC
  ☆21Updated last year
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆118Updated last year
• UMN-EDA / BeGAN-benchmarks
  ☆24Updated last year
• TimingPredict / Dataset
  Timing prediction dataset download and instructions.
  ☆11Updated last year
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• ABKGroup / TritonRoute-WXL
  ☆24Updated 3 years ago
• PKU-IDEA / SAGERoute
  SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
  ☆19Updated last year
• zshi0616 / python-deepgate
  ☆18Updated 2 months ago