Alternatives and similar repositories for EDA-Congestion-Prediction:

Users that are interested in EDA-Congestion-Prediction are comparing it to the libraries listed below

• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆25Updated 2 months ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆35Updated 9 months ago
• cuhk-eda / cu-gr-2
  ☆40Updated last year
• CMACH508 / DeepTH
  ☆13Updated 8 months ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆109Updated last month
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆66Updated 4 months ago
• LQY404 / EDA-info
  the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
  ☆21Updated 4 months ago
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆19Updated last year
• zshi0616 / DeepGate2
  ☆28Updated last year
• ycchen218 / EDA-IRdrop-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
  ☆25Updated last year
• ABKGroup / PlacementEssentialReadings
  ☆51Updated 3 years ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆28Updated last year
• PKU-IDEA / MacroRank
  Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)
  ☆16Updated last year
• ABKGroup / TritonRoute-WXL
  ☆26Updated 4 years ago
• hkust-zhiyao / APPLE
  A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
  ☆17Updated last year
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆54Updated 2 years ago
• liangrj2014 / ISPD24_contest
  ☆20Updated this week
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆125Updated last year
• baloneymath / AncstrGNN
  ☆15Updated 3 years ago
• UMN-EDA / BeGAN-benchmarks
  ☆24Updated last year
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆24Updated last year
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆11Updated last year
• zshi0616 / python-deepgate
  ☆21Updated 6 months ago
• magical-eda / UT-AnLay
  Analog Placement Quality Prediction
  ☆20Updated last year
• laiyao1 / maskplace
  ☆59Updated last year
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆120Updated 3 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆39Updated 4 months ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 4 years ago
• asyncvlsi / lefdef
  Mirror of the Si2 LEF/DEF parser (v5.8)
  ☆13Updated 3 years ago
• jkim971201 / SkyPlace
  ☆13Updated 4 months ago