Imiloin / PacGocLinks
PC-side code for PacGoc, enterprise grand prize-winning work at PangoMirco Cup CICC 2024. [第八届集创赛紫光同创杯企业大奖获奖作品]
☆15Updated 7 months ago
Alternatives and similar repositories for PacGoc
Users that are interested in PacGoc are comparing it to the libraries listed below
Sorting:
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- fpga跑sobel识别算法☆35Updated 4 years ago
- ☆40Updated 2 weeks ago
- 基于FPGA的三速以太网UDP协议栈设计☆25Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- FPGA实现简单的图像处理算法☆47Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆107Updated last year
- fpga读取摄像头数据上传到上位机,720P@60Hz☆20Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆66Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆113Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆20Updated 4 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆119Updated 6 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- ☆13Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 4 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆62Updated 2 months ago
- 一个基 于AXI接口的PL端卷积加速器,可由PS端调用☆13Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 3 months ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- AXI总线连接器☆97Updated 5 years ago