Xtra-Computing / hacc_demo
☆17Updated last month
Alternatives and similar repositories for hacc_demo:
Users that are interested in hacc_demo are comparing it to the libraries listed below
- ☆33Updated 3 years ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated 3 weeks ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆78Updated last week
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆34Updated 2 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆48Updated last week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆29Updated 10 months ago
- ☆39Updated 9 months ago
- ☆43Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated 3 weeks ago
- ☆28Updated 3 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- ☆32Updated 4 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 8 months ago
- ☆26Updated this week
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆28Updated last year
- ☆26Updated 3 months ago
- ☆27Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last month
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆71Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated 11 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆43Updated 2 weeks ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆49Updated 3 months ago