Xtra-Computing / hacc_demoLinks
☆18Updated 4 months ago
Alternatives and similar repositories for hacc_demo
Users that are interested in hacc_demo are comparing it to the libraries listed below
Sorting:
- The wafer-native AI accelerator simulation platform and inference engine.☆49Updated last month
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- ☆32Updated 4 years ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆37Updated 5 months ago
- ☆26Updated 11 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 9 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆35Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Updated last year
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 3 years ago
- ☆30Updated 3 months ago
- ☆29Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Updated 5 months ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆18Updated 7 months ago
- ☆28Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Updated 3 years ago
- ☆42Updated last year
- ☆35Updated 5 years ago
- ☆56Updated 2 months ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- ☆48Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- This GitHub repo contains the artifact for CPElide, which appears at MICRO '24☆12Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 4 months ago