briansune / PYNQ-2.7-MNISTLinks
PYNQ-Based MNIST with Tensorflow Lite
☆21Updated 7 months ago
Alternatives and similar repositories for PYNQ-2.7-MNIST
Users that are interested in PYNQ-2.7-MNIST are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 8 months ago
- Nuclei E203 with yolo accelerator based on xc7k325☆17Updated last year
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆55Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆161Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆165Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆27Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Low-Precision YOLO on PYNQ with FINN☆32Updated last year
- Pynq computer vision examples with an OV5640 camera☆53Updated 5 years ago
- Vitis HLS Library for FINN☆207Updated last month
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆67Updated 6 months ago
- ☆117Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆98Updated last year
- ☆62Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago